
PROCR (TN2404/TN790 RISC Processor Circuit Pack)
Issue 4 May 2002
10-1425
555-233-123
Error Log Entries and Test to Clear Values
Notes:
a. The BOOTPROM Checksum Test (#80) failed. Refer to the FAIL condition
of this test for further action.
b. A parity error was detected in the processor’s data cache or instruction
cache. Aux Data indicates the difference in the number of parity errors
since the last report.
c. The Processor Bus Time-out Test (#82) failed. Refer to the FAIL condition
of this test for further action.
d. Aux Data of 100 is an LMM initialization failure.
e. The Processor Sanity Timer Test failed during a reset level 4 or 5
initialization. reset system 4 at the customers convenience and if the alarm
occurs again, replace the processor circuit pack. The system runs with this
failure, but it is not protected if the system software has a sanity problem.
The test processor a/b long clear command clears this alarm, but the sanity
timer is only tested during initialization so the alarm occurs again and the
system is not protected against insane software.
Table 10-537.
RISC Processor Circuit Pack Error Log Entries
Error Type
Aux
Data
Associated Test
Alarm
Level
On/Off
Board
Test to Clear Value
1
1
The MTP Reset Test (#101) logs you off. The MTP Dual Port Ram Test (#104) can also log you off.
0
2
2
Run the Short Test Sequence first. If all tests pass, run the Long Test Sequence. Refer to the
appropriate test description and follow the recommended procedures.
0
Any
Any
Any
test processor a/b r 1
1(a)
Any
BOOTPROM Checksum
Test (#80)
MAJOR
ON
test processor a/b r 5
513
Processor Write Buffer Test
(#900)
MAJOR
ON
test processor a/b r 1
1025(b)
Any
Processor Cache Audit
(#896)
MINOR
ON
test processor a/b r 2
1281
Any
Processor Cache Test(#895)
MAJOR
ON
test processor a/b r 1
1793(c)
Processor Bus Time-out
Exception Test (#82)
MAJOR
ON
test processor a/b r 2
2049(d)(e)
Any
Processor Sanity Timer Test
MINOR
ON
test processor a/b l c
2305(d)(f)
Any
Address Matcher Test
none
ON
test processor a/b l c
Содержание Definity SI
Страница 1: ...0DLQWHQDQFH IRU YD D 1 7 6HUYHU 6 Volumes 1 2 and 3 555 233 123 Issue 4 May 2002...
Страница 62: ...Maintenance Architecture 555 233 123 1 26 Issue 4 May 2002...
Страница 92: ...Management Terminals 555 233 123 3 26 Issue 4 May 2002...
Страница 204: ...Routine Maintenance Procedures 555 233 123 5 100 Issue 4 May 2002...
Страница 250: ...LED Interpretation 555 233 123 7 10 Issue 4 May 2002...
Страница 2763: ...VC DSPPT Issue 4 May 2002 10 1977 555 233 123 Figure 10 107 VC Circuit Pack DSP Port Local TDM Loopback Test...
Страница 2776: ...Maintenance Object Repair Procedures 555 233 123 10 1990 Issue 4 May 2002 Figure 10 109 VC Circuit Pack Summer Port Loopback Test...
Страница 2804: ...Maintenance Object Repair Procedures 555 233 123 10 2018 Issue 4 May 2002...
Страница 2968: ...Index 555 233 123 IN 10 Issue 4 May 2002...