
Maintenance Object Repair Procedures
555-233-123
10-716
Issue 4 May 2002
Duplication Interface Circuit Pack SPE B Loop
Back Test (#276)
This test loops back data through the UART used to communicate with
Maintenance/Tape Processor B. The data is generated by the Duplication
Interface circuit pack processor and is looped through the UART. The test is done
entirely on the Duplication Interface circuit pack. The test passes if the data sent
matches the data received. This test does not check the physical serial channel
that is printed on the backplane or carried by the ICC.
Table 10-266.
TEST #276 Duplication Interface Circuit Pack SPE B Loop Back Test
Error
Code
Test
Result
Description/Recommendation
1000
ABORT
System resources required to run this test are not available.
2000
ABORT
Response to the test request was not received within the
allowable time period.
2033
ABORT
Internal system error
1. Retry the command at 1-minute intervals a maximum of 5
times.
FAIL
The tested UART on the Duplication Interface circuit pack is
defective.
1. If this is Duplication Interface circuit pack A, then the
circuit pack must be replaced to restore duplication. If this
is Duplication Interface circuit pack B, then this failure has
no real impact on the system. However, since this
Duplication Interface circuit pack can never be used in the
A carrier, it should be replaced at some point.
2. Replace the Duplication Interface circuit pack.
3. Rerun the test.
NO
BOARD
The Duplication Interface circuit pack has failed to handshake
with either the active Maintenance/Tape Processor (in the
case of Duplication Interface circuit pack A) or with Duplication
Interface circuit pack A (in the case of Duplication Interface
circuit pack B).
1. Refer to NO BOARD description for the Duplication
Interface Circuit Pack Status Query Test (#315).
PASS
The SPE B UART on the Duplication Interface circuit pack is
good. This implies that Duplication Interface circuit pack A
should be able to communicate with SPE B. This implies that
Duplication Interface circuit pack B has a good UART.
Continued on next page
Содержание Definity SI
Страница 1: ...0DLQWHQDQFH IRU YD D 1 7 6HUYHU 6 Volumes 1 2 and 3 555 233 123 Issue 4 May 2002...
Страница 62: ...Maintenance Architecture 555 233 123 1 26 Issue 4 May 2002...
Страница 92: ...Management Terminals 555 233 123 3 26 Issue 4 May 2002...
Страница 204: ...Routine Maintenance Procedures 555 233 123 5 100 Issue 4 May 2002...
Страница 250: ...LED Interpretation 555 233 123 7 10 Issue 4 May 2002...
Страница 2763: ...VC DSPPT Issue 4 May 2002 10 1977 555 233 123 Figure 10 107 VC Circuit Pack DSP Port Local TDM Loopback Test...
Страница 2776: ...Maintenance Object Repair Procedures 555 233 123 10 1990 Issue 4 May 2002 Figure 10 109 VC Circuit Pack Summer Port Loopback Test...
Страница 2804: ...Maintenance Object Repair Procedures 555 233 123 10 2018 Issue 4 May 2002...
Страница 2968: ...Index 555 233 123 IN 10 Issue 4 May 2002...