
Maintenance Object Repair Procedures
555-233-123
10-290
Issue 4 May 2002
Receive FIFO Overflow Error Counter Test (#625)
This test reads and clears the BRI port’s Receive FIFO Overflow error counter
maintained on the BRI-LINE circuit pack. This counter is incremented by the
circuit pack when it detects an overflow of its receive buffers. The test passes if
the value of the counter is 0 (that is, the error is cleared). If the counter is
non-zero, the test fails, and the value of the counter is displayed in the Error Code
field.
This error can occur if signaling frames are being received from the Packet Bus at
a rate sufficient to overflow the receive buffers on the circuit pack for a port OR if a
hardware fault is causing the receive buffers not to be emptied properly by the
circuit pack. This test is useful for verifying the repair of the problem.
Table 10-116.
TEST #625 Receive FIFO Overflow Error Counter Test
Error
Code
Test
Result
Description/Recommendation
2000
ABORT
Response to the test was not received from the circuit pack
within the allowable time period.
1. If the test aborts repeatedly a maximum of five times,
reset the circuit pack via the busyout board PCSS and
reset board PCSS commands.
2. If the test aborts again, replace the circuit pack.
2012
ABORT
Internal System Error.
2100
ABORT
Could not allocate the necessary system resources to run
this test.
1. Retry the command at 1-minute intervals a maximum of
5 times.
value
FAIL
The BRI-LINE circuit pack is still detecting errors of this
type. The Error Code field contains the value of this counter.
1. Retry the command at 1-minute intervals a maximum of
5 times.
2. If the test continues to fail, run the Long Test Sequence
and pay particular attention to the Loop Around Tests
(#618 and #619). See the repair procedures for the
executed test if it fails. Otherwise, go to the next step.
3. Replace the circuit pack.
PASS
The Receive FIFO Overflow error counter was read
correctly and has a value of 0.
Continued on next page
Содержание Definity SI
Страница 1: ...0DLQWHQDQFH IRU YD D 1 7 6HUYHU 6 Volumes 1 2 and 3 555 233 123 Issue 4 May 2002...
Страница 62: ...Maintenance Architecture 555 233 123 1 26 Issue 4 May 2002...
Страница 92: ...Management Terminals 555 233 123 3 26 Issue 4 May 2002...
Страница 204: ...Routine Maintenance Procedures 555 233 123 5 100 Issue 4 May 2002...
Страница 250: ...LED Interpretation 555 233 123 7 10 Issue 4 May 2002...
Страница 2763: ...VC DSPPT Issue 4 May 2002 10 1977 555 233 123 Figure 10 107 VC Circuit Pack DSP Port Local TDM Loopback Test...
Страница 2776: ...Maintenance Object Repair Procedures 555 233 123 10 1990 Issue 4 May 2002 Figure 10 109 VC Circuit Pack Summer Port Loopback Test...
Страница 2804: ...Maintenance Object Repair Procedures 555 233 123 10 2018 Issue 4 May 2002...
Страница 2968: ...Index 555 233 123 IN 10 Issue 4 May 2002...