
Enhanced Time Processing Unit (eTPU2)
MPC5644A Microcontroller Reference Manual, Rev. 6
818
Freescale Semiconductor
24.5.1.2
Time slot transition
The Time Slot Transition period (also called TST for short) is the interval between the servicing of two
channels, during which all Channel-specific context is loaded for the new serviced Channel. The primary
tasks completed during this period include:
•
Set MEF for the first microcycle plus eventual wait-states.
•
Reset the MEF for one microcycle after the first microcycle plus wait-states.
•
Update of the CHAN register with the number of the new channel to be serviced.
•
Parallel update of ERTA and ERTB from CaptureA and CaptureB registers of the new serviced
channel.
•
Sampling of the branch conditions of the new channel to be serviced into the branch logic (this
means flags TDLA/B, MRLA/B, LSR, FM[1], FM[0], and PSS). The branch conditions are
coherent with the timebase capture values sampled into ERTA/B (if MRLA/B, TDLA/B are set at
the same time of the sampling, either both old flag state and capture values are sampled, or both
new values are sampled).
•
Formation of the entry point address.
•
Copy the ME bit in the Entry Point into MEF.
•
Access to the entry point location and getting the first microinstruction address.
14
ME
Match Enable
ME specifies whether match event recognitions are enabled or disabled for the thread associated with the
entry point during the thread execution. If they are disabled, a match recognition can only occur after
channel service. For more details refer to
Section 24.5.5.2, Match Recognition
Matches are disabled during the thread.
Matches are enabled during the thread.
The disabling of Match A/B recognition by MEF is dependent on IPACA/B configuration on the serviced
channel (see
Section 24.5.5.1.2, Pin Control Registers
). If IPACA = 1xx, Match A is not disabled by
ME = 0. Likewise, IPACB = 1xx overrides the effect of ME on Match B to “always on” If IPACA/B = 0xx,
Match A/B is disabled for one microcycle during TST (see
Section 24.5.1.2, Time slot transition
re-enabled when Entry Point is loaded, if ME = 1. Note that if the comparator is in equal-only mode and
the time base reaches the value of the Match register during the time that recognition is disabled
(beginning of TST, plus whole thread if ME = 0), the match recognition is lost. If the comparator is in
greater-equal mode, the match event may be recognized after the disabling period if it satisfies the
“greater-than” condition.
15
PP
Preload Parameter
PP indicates which pair of channel parameters are loaded into registers P and DIOB from the SPRAM prior
to the execution of a thread. Preloading occurs during the time-slot transition period (see
)
Microengine register P is preloaded from parameter 0 and DIOB from parameter 1.
Microengine register P is preloaded from parameter 2 and DIOB from parameter 3.
The parameter numbers are offsets from the channel parameter base address. For more info, see
Section 24.5.2.3, Parameter access
.
Field
Description
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...