
System Integration Unit (SIU)
MPC5644A Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor
471
16.6.15.83 Pad Configuration Register 130 (SIU_PCR130)
Figure 16-116. Pad Configuration Register (SIU_PCR130)
16.6.15.84 Pad Configuration Register 131 (SIU_PCR131)
Figure 16-117. Pad Configuration Register (SIU_PCR131)
S0x144
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
PA
OBE
1
1
The OBE bit must be set to one for both ETPUA and GPIO when configured as outputs.
IBE
2
2
The IBE bit must be set to one for both ETPUA and GPIO when configured as inputs. When configured as PCS, or
ETPUA or GPO outputs, the IBE bit may be set to one to reflect the pin state in the corresponding GPDI register.
0
0
ODE
HYS
SRC
WPE
WPS
3
3
The weak pull up/down selection at reset for the ETPU_A[16] pin is determined by the WKPCFG pin.
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
WKP
= Unimplemented or Reserved
Table 16-119. SIU_PCR130 PA values
Signal
Name
Module
Description
I/O
1,2
1
In cases where an I/O function can be either an input or an output, I/O direction is specified using the IBE and OBE
bits. Set IBE = 1 for input or OBE = 1 for output.
2
For I/O functions that change direction dynamically, such as the external data bus, switching between input and
output is handled internally and the IBE and OBE bits are ignored.
PA value
Primary
ETPU_A[16]
eTPU
eTPU channel
I/O
0b001
ALT1
DSPI_D_PCS[1]
DSPI
Chip select
O
0b010
ALT2
RCH2_A
Reaction
Reaction channel O
0b100
GPIO
GPIO[130]
SIU
GPIO
I/O
0b000
S0x146
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
PA
OBE
1
1
The OBE bit must be set to one for both ETPUA and GPIO when configured as outputs.
IBE
2
2
The IBE bit must be set to one for both ETPUA and GPIO when configured as inputs. When configured as PCS, or
ETPUA or GPO outputs, the IBE bit may be set to one to reflect the pin state in the corresponding GPDI register.
0
0
ODE
HYS
SRC
WPE
WPS
3
3
The weak pull up/down selection at reset for the ETPU_A[17] pin is determined by the WKPCFG pin.
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
WKP
= Unimplemented or Reserved
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...