
Reaction Module (REACM)
MPC5644A Microcontroller Reference Manual, Rev. 6
702
Freescale Semiconductor
23.3.6
REACM Global Error Flag Register (REACM_GEFR)
The REACM Global Error Flag Register (REACM_GEFR) helps the software in the resolution of error
conditions signaled by the reaction channels. This allows a faster service in error handling. This register
mirrors the Error Flag in the REACM Channel n Status Register (REACM_CHSRn).
Figure 23-8. REACM Global Error Flag Register (REACM_GEFR)
Table 23-7. REACM_SINR field descriptions
Field
Description
0–11
Reserved, should be cleared.
12–15
ADC_TAG
[3:0]
TAG value
The ADC_TAG[3:0] represents the TAG for the ADC conversion which is used by the Reaction
Module to select the reaction channel to execute the modulation.
16–31
ADC_RESULT
[15:0]
ADC conversion result value
The ADC_RESULT[15:0] represents the value resulting from an ADC conversion. This value is
used for the Reaction Channel Modulation process or for capturing by the Threshold Bank.
Address: REACM_BASE (0xC3FC_7000) + 0x0020
Access: User read/write
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R OVR
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
0
0
0
0
EF5
EF4
EF3
EF2
EF1
EF0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Table 23-8. REACM_GEFR field descriptions
Field
Description
0
OVR
Overrun Detection Flag
The OVR flag is used to indicate that an overrun condition was detected at the ADC Interface. See
.
1 Overrun detected
0 Overrun not detected
1–25
Reserved, should be cleared.
26–31
EFn
Error Flag
The EFn error flag bit indicates an error condition occurred in channel n. This bit is provided for a
fast channel error resolution in the Reaction module. The condition could be any error indicated by
MAXL, OCDF, SCDF, SQER, RAER, or TAER error flags as described in
Section 23.3.8, REACM
Channel n Status Register (REACM_CHSRn)
. The EFn bit is automatically cleared if the
corresponding channel flags are all cleared.
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...