NXP Semiconductors MPC5644A, Reference Manual, Page: 1105 / 1735

Enhanced Queued Analog-to-Digital Converter (EQADC)
MPC5644A Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor 1105
In single-scan software trigger mode, the CFIFO is triggered by an asserted Single-Scan Status bit (SSS)
in
Section 25.5.2.9, EQADC FIFO and Interrupt Status Registers (EQADC_FISR) . The SSS bit is set by
writing “1” to the Single-Scan Enable bit (SSE) in Section 25.5.2.7, EQADC CFIFO Control Registers
(EQADC_CFCR) .
In single-scan edge- or level-trigger mode, the respective triggers are only detected when the SSS bit is
asserted. When the SSS bit is negated, all trigger events for that CFIFO are ignored. Writing a “1” to the
SSE bit can be done during the same write cycle that the CFIFO operation mode is configured.
Only the EQADC can clear the SSS bit. Once SSS is asserted, it remains asserted until the EQADC
completes the CQueue scan, or the CFIFO operation mode (MODEx) in
Section 25.5.2.7, EQADC CFIFO
Control Registers (EQADC_CFCR) , is changed to disabled. The SSSx bit will be negated while MODE x
is disabled.
Single-Scan Software Trigger
When single-scan software trigger mode is selected, the CFIFO is triggered by an asserted SSS bit. The
SSS bit is asserted by writing “1” to the SSE bit. Writing to SSE while SSS is already asserted will not
have any effect on the state of the SSS bit, nor will it cause a trigger overrun event.
The CFIFO commands start to be transferred when the CFIFO becomes the highest priority CFIFO using
a not-full on-chip CBuffer or an not-full external CBuffer. When an asserted EOQ bit is encountered, the
EQADC will clear the SSS bit. Setting the SSS bit is required for the EQADC to start the next scan of the
queue.
The Pause bit has no effect in single-scan software trigger mode.
Single-Scan Edge Trigger
When SSS is asserted and an edge triggered mode is selected for a CFIFO, an appropriate edge on the
associated trigger signal causes the CFIFO to become TRIGGERED. For example, if rising-edge trigger
mode is selected, the CFIFO becomes TRIGGERED when a rising edge is sensed on the trigger signal.
The CFIFO commands start to be transferred when the CFIFO becomes the highest priority CFIFO using
a not-full on-chip CBuffer or an not-full external CBuffer.
When an asserted EOQ bit is encountered, the EQADC clears SSS and stops command transfers from the
CFIFO. An asserted SSS bit and a subsequent edge trigger event are required to start the next scan for the
CFIFO. When an asserted Pause bit is encountered, the EQADC stops command transfers from the CFIFO,
but SSS remains set. Another edge trigger event is required for command transfers to continue. A trigger
overrun happens when the CFIFO is in TRIGGERED state and an edge trigger event is detected.
Single-Scan Level Trigger
When SSS is asserted and a level gated trigger mode is selected, the input level on the associated trigger
signal puts the CFIFO in TRIGGERED state. When the CFIFO is asserted to high-level gated trigger, a
high level signal opens the gate, and a low level closes the gate. When the CFIFO is set to low-level gated
trigger mode, a low level signal opens the gate, and a high level closes the gate. If the corresponding level
is already present, setting the SSS bit triggers the CFIFO. The CFIFO commands start to be transferred