
System Integration Unit (SIU)
MPC5644A Microcontroller Reference Manual, Rev. 6
Freescale Semiconductor
461
16.6.15.78.2 Pad Configuration Register 115 (SIU_PCR115)
Figure 16-101. Pad Configuration Register (SIU_PCR115)
16.6.15.78.3 Pad Configuration Register 116 (SIU_PCR116)
Figure 16-102. Pad Configuration Register (SIU_PCR116)
S0x126
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
PA
OBE
1
1
The OBE bit must be set to one for both ETPU_A[1] and GPIO[115] when configured as outputs.
IBE
2
2
The IBE bit must be set to one for both ETPU_A[1] and GPIO[113] when configured as inputs. When configured as
ETPU_A[13] or when ETPU_A[1] or GPIO[115] are configured as outputs, the IBE bit may be set to one to reflect
the pin state in the corresponding GPDI register.
0
0
ODE
HYS
SRC
WPE
WPS
3
3
The weak pull up/down selection at reset for the ETPU_A[1] pin is determined by the WKPCFG pin.
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
WKP
= Unimplemented or Reserved
Table 16-104. SIU_PCR115 PA values
Signal
Name
Module
Description
I/O
1,2
1
In cases where an I/O function can be either an input or an output, I/O direction is specified using the IBE and OBE
bits. Set IBE = 1 for input or OBE = 1 for output.
2
For I/O functions that change direction dynamically, such as the external data bus, switching between input and
output is handled internally and the IBE and OBE bits are ignored.
PA value
Primary
ETPU_A[1]
eTPU
eTPU channel
I/O
0b01
ALT1
ETPU_A[13]
eTPU
eTPU channel
O
0b10
GPIO
GPIO[115]
SIU
GPIO
I/O
0b00
S0x128
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
PA
OBE
1
1
The OBE bit must be set to one for both ETPU_A[2] and GPIO[116] when configured as outputs.
IBE
2
2
The IBE bit must be set to one for both ETPU_A[2] and GPIO[116] when configured as inputs. When configured as
ETPU_A[14] or when ETPU_A[2] or GPIO[116] are configured as outputs, the IBE bit may be set to one to reflect
the pin state in the corresponding GPDI register.
0
0
ODE
HYS
SRC
WPE
WPS
3
3
The weak pull up/down selection at reset for the ETPU_A[2] pin is determined by the WKPCFG pin.
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
WKP
= Unimplemented or Reserved
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...