
System Integration Unit (SIU)
MPC5644A Microcontroller Reference Manual, Rev. 6
522
Freescale Semiconductor
The definition of the SIU_GPDO
x
_
x
. Each of the
PDO bits corresponds to the pin with the same GPIO pin number. For example, PDO0 is the pin data output
bit for the CS[0]_ADDR[8]_GPIO[0] pin, and PDO213 is the pin data output bit for the
WKPCFG_GPIO[213] pin. Gaps exist in this memory space where the pin is not available in the package.
Figure 16-198. GPIO Pin Data Out Register 0 – 3 (SIU_GPDO0 – SIU_GPDO3)
Figure 16-199. GPIO Pin Data Out Register 412 – 413 (SIU_GPDO410 – SIU_GPDO413)
16.6.17 GPIO Pin Data Input Registers (SIU_GPDI0_3 – SIU_GPDI_232)
The SIU_GPDI
x
_
x
registers are read-only registers that allow software to read the input state of an external
GPIO pin. Each byte of a register represents the input state of a single external GPIO pin. If the GPIO pin
is configured as an output, and the input buffer enable (IBE) bit is set in the associated Pad Configuration
Register, the SIU_GPDI
x
_
x
register reflects the actual state of the output pin.
The definition of the SIU_GPDI
x
_
x
. Each of the
GPDI bits corresponds to the pin with the same GPIO pin number. For example, GPDI0 is the pin data
SI 0x600
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
PDO
0
0
0
0
0
0
0
0
PDO
1
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
0
PDO
2
0
0
0
0
0
0
0
PDO
3
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
SSI 0x79D
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
PDO
412
0
0
0
0
0
0
0
PDO
413
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented or Reserved
Table 16-201. SIU_GPDOx_x field description
Field
Description
PDOx
Pin Data Out. This bit stores the data to be driven out on the external GPIO pin associated with the
register.
0 VOL is driven on the external GPIO pin when the pin is configured as an output.
1 VOH is driven on the external GPIO pin when the pin is configured as an output.
Summary of Contents for MPC5644A
Page 2: ...MPC5644A Microcontroller Reference Manual Rev 6 2 Freescale Semiconductor...
Page 24: ...MPC5644A Microcontroller Reference Manual Rev 6 24 Freescale Semiconductor...
Page 26: ...MPC5644A Microcontroller Reference Manual Rev 6 26 Freescale Semiconductor...
Page 52: ...Introduction MPC5644A Microcontroller Reference Manual Rev 6 52 Freescale Semiconductor...
Page 56: ...Memory Map MPC5644A Microcontroller Reference Manual Rev 6 56 Freescale Semiconductor...
Page 1228: ...Decimation Filter MPC5644A Microcontroller Reference Manual Rev 6 1228 Freescale Semiconductor...
Page 1440: ...FlexCAN Module MPC5644A Microcontroller Reference Manual Rev 6 1440 Freescale Semiconductor...