Analog Devices ADSP-BF535 Blackfin, Hardware Reference Manual

Page: 623 / 1022

ADSP-BF535 Blackfin Processor Hardware Reference 14-15
USB Device
The general registers handle configuration, control, and status. These reg-
isters are described in later sections of this chapter. They are:
• USBD Device ID register (
USBD_ID
)
• Current USB Frame Number register (
USBD_FRM
)
• Match Value for USB Frame Number register (
USBD_FRMAT
)
• Enable Download of Configuration Into UDC Core register
(
USBD_EPBUF
)
• USBD Module Status register (
USBD_STAT
)
• USBD Module Configuration and Control register (
USBD_CTRL
)
• Global Interrupt register (
USBD_GINTR
)
• Global Interrupt Mask register (
USBD_GMASK
)
The DMA registers handle configuration and control of the DMA master
channel embedded within the module. These registers are described in
later sections of this chapter. They are:
• DMA Master Channel Configuration register (
USBD_DMACFG
)
• DMA Master Channel Base Address Low register (
USBD_DMABL
)
• DMA Master Channel Base Address High register (
USBD_DMABH
)
• DMA Master Channel Count register (
USBD_DMACT
)
• DMA Master Channel DMA Count register (
USBD_DMAIRQ
)
The USB Endpoint registers handle endpoint specific interrupts and con-
trol of the datapath. The number of endpoint specific registers is
dependent on the number of endpoints with which the design is compiled.