Analog Devices ADSP-BF535 Blackfin, Hardware Reference Manual

Page: 910 / 1022

Boundary-Scan Architecture
C-2 ADSP-BF535 Blackfin Processor Hardware Reference
Boundary-Scan Architecture
The boundary-scan test logic consists of:
• A TAP, comprised of five pins (see Table C-1 )
• A TAP controller that controls all sequencing of events through the
test registers
• An Instruction register (
IR
) that interprets 5-bit instruction codes
to select the test mode that performs the desired test operation
• Several data registers defined by the JTAG standard
The TAP controller is a synchronous, 16-state, finite-state machine con-
trolled by the
TCK
and
TMS
pins. Transitions to the various states in the
diagram occur on the rising edge of
TCK
and are defined by the state of the
TMS
pin, here denoted by either a logic 1 or logic 0 state. For full details of
the operation, see the JTAG standard.
Figure C-1 shows the state diagram for the TAP controller.
Table C-1. Test Access Port Pins
Pin Name Input/Output Description
TDI
Input Test Data Input
TMS
Input Test Mode Select
TCK
Input Test Clock
TRST
Input Test Reset
TDO
Output Test Data Out