
BRI-PORT (ISDN-BRI Port), ABRI-PORT (ASAI
ISDN-BRI Port)
Issue 5 October 2002
817
555-233-119
Receive FIFO Overflow Error Counter Test (#625)
This test reads and clears the BRI port’s Receive FIFO Overflow error counter
maintained on the BRI-LINE circuit pack. This counter is incremented by the
circuit pack when it detects an overflow of its receive buffers. The test passes if
the value of the counter is 0 (that is, the error is cleared). If the counter is
non-zero, the test fails, and the value of the counter is displayed in the Error Code
field.
This error can occur if signaling frames are being received from the Packet Bus at
a rate sufficient to overflow the receive buffers on the circuit pack for a port OR if a
hardware fault is causing the receive buffers not to be emptied properly by the
circuit pack. This test is useful for verifying the repair of the problem.
Table 117.
TEST #625 Receive FIFO Overflow Error Counter Test
Error
Code
Test
Result
Description/ Recommendation
2000
ABORT
Response to the test was not received from the circuit pack within the
allowable time period.
1. If the test aborts repeatedly a maximum of 5 times, reset the circuit
pack with busyout board PCSS and reset board PCSS.
2. If the test aborts again, replace the circuit pack.
2012
ABORT
Internal system error
2100
ABORT
Could not allocate the necessary system resources to run this test.
1. Retry the command at 1-minute intervals a maximum of 5 times.
value
FAIL
The BRI-LINE circuit pack is still detecting errors of this type. The Error
Code field contains the value of this counter.
1. Retry the command at 1-minute intervals a maximum of 5 times.
2. If the test continues to fail, run the Long Test Sequence and look at
the Loop Around Tests (#618 and #619). See the repair procedures
for the executed test if it fails. Otherwise, go to the next step.
3. Replace the circuit pack.
PASS
The Receive FIFO Overflow error counter was read correctly and has a
value of 0.
Continued on next page
Содержание DEFINITY Server CSI
Страница 1: ...Maintenance for Avaya DEFINITY Server CSI Volumes 1 and 2 Release 1 2 555 233 119 Issue 5 October 2002...
Страница 6: ......
Страница 20: ...Contents 555 233 119 20 Issue 5 October 2002...
Страница 30: ...About this Book 555 233 119 30 Issue 5 October 2002...
Страница 944: ...Maintenance Objects 555 233 119 944 Issue 5 October 2002...
Страница 1397: ...MMI BD Issue 5 October 2002 1397 555 233 119 Figure 44 TN787 Multimedia Interface MMI Circuit Pack...
Страница 1409: ...MMI PT Issue 5 October 2002 1409 555 233 119 Figure 45 TN787 Multimedia Interface MMI Circuit Pack...
Страница 1891: ...VC DSPPT Issue 5 October 2002 1891 555 233 119 Figure 63 VC Circuit Pack DSP Port Local TDM Loopback Test...
Страница 1902: ...Maintenance Objects 1902 Issue 5 October 2002 Figure 65 VC Circuit Pack Summer Port Loopback Test...