
Maintenance Objects
1670
Issue 5 October 2002
f. The Tone-Clock circuit pack may be defective, however it may be a
software failure that can be corrected by testing.
1. Check to see if the board is duplicated (list cabinet and status
port-network) on the affected port network.
2. If the board is not duplicated, use test tone UUCSS long to resolve
the errors. The long test resets the board and is required to reload
on-board RAM associated with the TN2182’s DSPs. The effect is
that tone detectors are taken out of service momentarily and tones
are removed from the TDM bus for about 10 seconds, meaning that
no dial tone or touch tones are available during this interval. This will
probably not affect calls in progress, but could cause a call
origination to abort or a user not to get dial tone when going off
hook.
3. If all tests pass and the alarm does not resolve, retest with test tone
UUCSS long clear.
4. If the test passes, terminate the repair process. If the test fails,
replace the circuit pack at the customer’s convenience.
5. If this error was logged against the standby Tone-Clock, and if the
Aux Data value was 18369, SYNC (Synchronization) maintenance
acts on this error. No corrective action is required. For any other Aux
Data, go to the next step.
6. If the board is duplicated, switch to the standby side (set tone).
7. Test the alarmed board (test tone UUCSS long). This resets the
board and is required to reload on-board RAM associated with the
TN2182’s DSPs.
8. If all tests pass and the alarm does not resolve, retest (test tone
UUCSS long clear).
9. If the test passes, terminate the repair process. If the test fails,
replace the circuit pack at the customer’s convenience.
g. Tone-Clock circuit pack on-board maintenance has detected one or more
clock slips, timing differences between its internal reference source and the
synchronization signal provided by the master Tone-Clock. Although no
clock slip errors are expected during normal operation, both manual and
automatic interchanges of Tone-Clock circuit packs, synchronization
references, and PNCs, may result in clock slip counts.
If error 1281 also is logged for the same Tone-Clock circuit pack, it is
related to this problem, and should be corrected first. Otherwise, continue
with the procedure below.
1. Use test tone-clock PC, and examine the results of test #149 to
see if slip errors are still occurring. If no new slip errors are reported,
and if these errors are not causing a TDM-CLK alarm, they may be
ignored. Use test tone-clock PC long clear to clear the errors.
Содержание DEFINITY Server CSI
Страница 1: ...Maintenance for Avaya DEFINITY Server CSI Volumes 1 and 2 Release 1 2 555 233 119 Issue 5 October 2002...
Страница 6: ......
Страница 20: ...Contents 555 233 119 20 Issue 5 October 2002...
Страница 30: ...About this Book 555 233 119 30 Issue 5 October 2002...
Страница 944: ...Maintenance Objects 555 233 119 944 Issue 5 October 2002...
Страница 1397: ...MMI BD Issue 5 October 2002 1397 555 233 119 Figure 44 TN787 Multimedia Interface MMI Circuit Pack...
Страница 1409: ...MMI PT Issue 5 October 2002 1409 555 233 119 Figure 45 TN787 Multimedia Interface MMI Circuit Pack...
Страница 1891: ...VC DSPPT Issue 5 October 2002 1891 555 233 119 Figure 63 VC Circuit Pack DSP Port Local TDM Loopback Test...
Страница 1902: ...Maintenance Objects 1902 Issue 5 October 2002 Figure 65 VC Circuit Pack Summer Port Loopback Test...