
SYNC (Synchronization)
Issue 5 October 2002
1597
555-233-119
Synchronization Troubleshooting
For Stratum 4 operation, major and minor alarms indicate that there is a problem
with the system synchronization references. These alarms are resolved when the
alarmed synchronization reference is restored.
The status synchronization and display synchronization commands are used
to determine the current system synchronization reference and the primary and
secondary references that are administered respectively.
Other commands associated with Synchronization Maintenance are disable
synchronization-switch and enable synchronization-switch. These
commands are used to disable the ability of Synchronization Maintenance to
switch between synchronization references and to enable this switching ability,
respectively. The set synchronization command is executed only after
synchronization has been disabled and is used to manually switch to a specific
synchronization reference. This command is useful to diagnose synchronization
problems by forcing a specific reference (DS1 or Tone-Clock) to be the system
synchronization reference to determine if a specific reference is providing a valid
timing signal. For Stratum 3 operation, only a TN780 Tone-Clock circuit pack may
be specified. To switch synchronization to the Stratum 3 clock, use the enable
synchronization-switch command after verifying that the Stratum 3 clock is
wired correctly.
The system synchronization planner must avoid creating a timing loop when
administering the primary and secondary synchronization references in a system.
A timing loop exists whenever a system receives timing from another system
whose timing reference is directly or indirectly derived from itself. Timing loops
can lead to loss of digital data between systems that are exchanging data with any
system within the loop. An invalid timing signal is also generated by any system
within the loop, thus propagating the invalid timing signal to any system(s) using a
system within the loop as a synchronization reference.
Figure 50 on page 1598
shows a timing loop and a correct distribution of timing between the systems.
Содержание DEFINITY Server CSI
Страница 1: ...Maintenance for Avaya DEFINITY Server CSI Volumes 1 and 2 Release 1 2 555 233 119 Issue 5 October 2002...
Страница 6: ......
Страница 20: ...Contents 555 233 119 20 Issue 5 October 2002...
Страница 30: ...About this Book 555 233 119 30 Issue 5 October 2002...
Страница 944: ...Maintenance Objects 555 233 119 944 Issue 5 October 2002...
Страница 1397: ...MMI BD Issue 5 October 2002 1397 555 233 119 Figure 44 TN787 Multimedia Interface MMI Circuit Pack...
Страница 1409: ...MMI PT Issue 5 October 2002 1409 555 233 119 Figure 45 TN787 Multimedia Interface MMI Circuit Pack...
Страница 1891: ...VC DSPPT Issue 5 October 2002 1891 555 233 119 Figure 63 VC Circuit Pack DSP Port Local TDM Loopback Test...
Страница 1902: ...Maintenance Objects 1902 Issue 5 October 2002 Figure 65 VC Circuit Pack Summer Port Loopback Test...