Cypress S6J3200 Series, Manual

Page: 612 / 1355

CHAPTER 21:Ethernet MAC
S6J3200 Series Hardware Manual Document Number: 002-04852 Rev. *G 611
4.
Registers
This section describes the registers of the Ethernet MAC module.

The following registers are available for the Ethernet MAC:
−
Operation and configuration registers:
Network Control Register (ETHERNETn_network_control)
Network Configuration Register (ETHERNETn_network_configuration)
Network Status Register (ETHERNETn_network_status)
DMA Configuration Register (ETHERNETn_dma_config)
Transmit Status Register (ETHERNETn_transmit_status)
RX Buffer Queue Base Address Register (ETHERNETn_receive_q_ptr)
TX Buffer Queue Base Address Register (ETHERNETn_transmit_q_ptr)
Receive Status Register (ETHERNETn_receive_status)
Interrupt Status Register (ETHERNETn_int_status)
Interrupt Enable Register (ETHERNETn_int_enable)
Interrupt Disable Register (ETHERNETn_int_disable)
Interrupt Mask Register (ETHERNETn_int_mask)
PHY Maintenance Register (ETHERNETn_phy_management)
Receive Pause Quantum Register (ETHERNETn_pause_time)
Transmit Pause Quantum Register (ETHERNETn_tx_pause_quantum)
Transmit Pause Quantum 1 Register (ETHERNETn_tx_pause_quantum1)
Transmit Pause Quantum 2 Register (ETHERNETn_tx_pause_quantum2)
Transmit Pause Quantum 3 Register (ETHERNETn_tx_pause_quantum3)
TX Partial Store and Forward Register (ETHERNETn_pbuf_txcutthru)
RX Partial Store and Forward Register (ETHERNETn_pbuf_rxcutthru)
Jumbo-Frame Maximum Length Register (ETHERNETn_jumbo_max_length)
AXI Maximum Pipeline Register (ETHERNETn_axi_max_pipeline)
Hash Bottom Register (ETHERNETn_hash_bottom)
Hash Top Register (ETHERNETn_hash_top)
Specific Address Bottom 1 Register (ETHERNETn_spec_add_bottom_1)
Specific Address Top 1 Register (ETHERNETn_spec_add_top_1)
Specific Address Bottom 2 Register (ETHERNETn_spec_add_bottom_2)
Specific Address Top 2 Register (ETHERNETn_spec_add_top_2)
Specific Address Bottom 3 Register (ETHERNETn_spec_add_bottom_3)
Specific Address Top 3 Register (ETHERNETn_spec_add_top_3)
Specific Address Bottom 4 Register (ETHERNETn_spec_add_bottom_4)
Specific Address Top 4 Register (ETHERNETn_spec_add_top_4)