CHAPTER 24:Inter-IC Sound (I2S)
914
S6J3200 Series Hardware Manual Document Number: 002-04852 Rev. *G
Simultaneous Transfer Mode
Table 3-3 Simultaneous Transfer Mode
Transfer
Setting
Operation
Master Mode (I2Sn_CNTREG:MSMD = "1")
Slave Mode (I2Sn_CNTREG:MSMD = "0")
Simultaneous
Transfer
I2Sn_CNTREG:
TXDIS = "0"
I2Sn_CNTREG:
RXDIS = "0"
Start
Free-running mode
(I2Sn_CNTREG:FRUN = "1"):
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "1", and
I2Sn_OPRREG:RXENB = "0":
The same operation as transmission only
mode.
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "0", and
I2Sn_OPRREG:RXENB = "1":
The same operation as reception only mode.
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "1", and
I2Sn_OPRREG:RXENB = "1":
Frame synchronous signal is output from the
state that transmission FIFO is not empty and
reception FIFO is not full. Then frame
synchronous signal is output with the frame
rate defined by the register setting. At the
same time, empty frame is output if
transmission FIFO is empty. Empty frame’s
serial data can be set to "0" or "1" by register
setting. Every time frame synchronous signal
is output, frame is received.
Burst mode (I2Sn_CNTREG:FRUN = "0"):
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "1", and
I2Sn_OPRREG:RXENB = "0":
The same operation as transmission only
mode.
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "0", and
I2Sn_OPRREG:RXENB = "1":
The same operation as reception only mode.
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "1", and
I2Sn_OPRREG:RXENB = "1":
Frame synchronous signal is output from the
state that transmission FIFO is not empty and
reception FIFO is not full. After completion of
one frame output or at idle state,
transmission/reception FIFO status is always
confirmed. If transmission FIFO is not empty
and reception FIFO is not full, frame
synchronous signal is output to perform
frame transmission/reception.
Free-running mode
(I2Sn_CNTREG:FRUN = "1"):
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "1", and
I2Sn_OPRREG:RXENB = "0":
The same operation as transmission only
mode.
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "0", and
I2Sn_OPRREG:RXENB = "1":
The same operation as reception only mode.
I2Sn_OPRREG:START = "1",
I2Sn_OPRREG:TXENB = "1", and
I2Sn_OPRREG:RXENB = "1":
Frame synchronous signal is input with the
frame rate defined by the register setting. At
the same time, empty frame is output if
transmission
FIFO is empty. The serial data can be set to
"0" or "1" by the register setting
I2Sn_CNTREG:MSKB. Every time frame
synchronous signal is input, frame is received.
Burst mode (I2Sn_CNTREG:FRUN = "0"):
Every time frame synchronous signal is input
when I2Sn_OPRREG:START bit is "1",
transmission and reception for one frame is
performed. When the frame synchronous
signal is input, empty frame is output if
transmission FIFO is empty.
Summary of Contents for S6J3200 Series
Page 1041: ...CHAPTER 28 LCD Controller 1040 S6J3200 Series Hardware Manual Document Number 002 04852 Rev G...
Page 1044: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1043...
Page 1047: ...CHAPTER 28 LCD Controller 1046 S6J3200 Series Hardware Manual Document Number 002 04852 Rev G...
Page 1050: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1049...
Page 1084: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1083...
Page 1086: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1085...
Page 1088: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1087...
