CHAPTER 15:12-/10-/8-bit Analog to Digital Converter
260
S6J3200 Series Hardware Manual Document Number: 002-04852 Rev. *G
Notes:
1.
It should set DP to "1" only for the logical channels configured as a group (for details about group
configuration please see section "Group processing" in chapter "3. Operation of A/D ") having all its
logical channels set to "Resume" (ADC12Bn_CHCTRL0 to 63.RSMRST = "01"). In case of other
group configurations:
−
"Restart" setting (ADC12Bn_CHCTRL0 to 63.RSMRST = "10") - the group may be restarted
before the conversion done interrupt of the last channel in the group (meaning the interrupt that
indicates that the conversion of the entire group has been completed) is asserted, so the CPU
does not know that there is already a result available in this channel.
−
"Stop" setting (ADC12Bn_CHCTRL0 to 63.RSMRST = "00") - with the group interrupted interrupt
enabled, it could be possible for the CPU to clear the conversion done interrupt flags of the
affected channels, but the use case of both "Stop" and "Restart" is that the results of an
interrupted group are not interesting, so they do not need to be protected.
2.
For groups consisting of only one multiple conversion channel, it should use DP as follows:
−
"Resume" setting (ADC12Bn_CHCTRL0 to 63.RSMRST = "01") - when setting DP to "1", disable
the group interrupted interrupt (set the corresponding ADC12Bn_GRPIRQE0.GRPIRQE0 to 3 to
"0"): The conversion result will be protected only after all conversions of the multiple conversion
channel have been performed.
If the corresponding ADC12Bn_GRPIRQE0.GRPIRQE0 to 3 is set to "1", then the conversion
result will be protected at the time the channel is interrupted, and the conversions will not be
resumed before the group interrupted interrupt flag has been cleared. When the conversion is
resumed, the conversion counter is reset and first conversion is started. It means the multiple
conversion cannot resume from the interrupted state.
−
"Restart" setting (ADC12Bn_CHCTRL0 to 63.RSMRST = "10") - when setting DP to "1", disable
the group interrupted interrupt (set the corresponding ADC12Bn_GRPIRQE0.GRPIRQE0 to 3 to
"0"): The conversion result will be protected only after all conversions of the multiple conversion
channel have been performed. Even if the corresponding ADC12Bn_GRPIRQE0.GRPIRQE0 to
3 is set to "1", the conversion result will be protected only after all conversions of the multiple
conversion channel have been performed.
−
"Stop" setting (ADC12Bn_CHCTRL0 to 63.RSMRST = "00") - when setting DP to "1", enable the
group interrupted interrupt (set the corresponding ADC12Bn_GRPIRQE0.GRPIRQE0 to 3 to "1"):
The conversion result will be protected when the channel is interrupted or when all conversions
have been completed.
Summary of Contents for S6J3200 Series
Page 1041: ...CHAPTER 28 LCD Controller 1040 S6J3200 Series Hardware Manual Document Number 002 04852 Rev G...
Page 1044: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1043...
Page 1047: ...CHAPTER 28 LCD Controller 1046 S6J3200 Series Hardware Manual Document Number 002 04852 Rev G...
Page 1050: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1049...
Page 1084: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1083...
Page 1086: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1085...
Page 1088: ...CHAPTER 28 LCD Controller S6J3200 Series Hardware Manual Document Number 002 04852 Rev G 1087...