Cypress S6J3200 Series, Manual

Page: 1177 / 1355

CHAPTER 32:Memory Protection Unit for AHB
1176 S6J3200 Series Hardware Manual Document Number: 002-04852 Rev. *G
4.5.
MPU AHB Region Control Registers (MPUHn_CTRL1 to 8)
MPU AHB Region Control Register is used to specify access permission for a particular region. Software
can also use this register for enabling or disabling the particular region. MPUHn_CTRL1 Control Register
for Region 1 is explained below.
Refer to the device-specific datasheet for the number of regions available.
MPUHn_CTRL1
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0 read0
A
P
[2
]
A
P
[1
]
A
P
[0
]
read0 read0 read0 read0 read0 read0
MP
U
E
N
C
MP
U
E
N
R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0 R0
R
W
P
R
W
P
R
W
P
R0 R0 R0 R0 R0 R0
R
0W
P
R
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Bit Position Bit Field Name Bit Description
[31:16] read0
-
[15:11] read0
-
[10:8] AP
Access Permissions
These bits are used to control access permissions for region 1. For a detailed
description of these bits refer to Table 7.3-1.
[7:2] read0
-
[1] MPUENC
Enable Control
"0": Memory Protection for region 1 is disabled "1": Memory Protection for
region 1 is enabled
Read returns "0".
The enable status of the region can be read through the
MPUHn_CTRL1:MPUEN bit.
[0] MPUEN
Enable Status
"0": Memory Protection for region 1 is disabled
"1": Memory Protection for region 1 is enabled
This is a read-only bit; writing to this bit has no effect.
Note:
For all eight MPU AHB Region Control registers, the Access Permission bits (i.e. MPUHn_CTRL1 to
8:AP) can only be written when the corresponding region is disabled (i.e. MPUHn_CTRL1 to 8:MPUEN =
"0") or the MPU is disabled (MPUHn_CTRL0:MPUEN = "0"). This also implies that when
MPUHn_CTRL0:MPUEN = "1" and MPUHn_CTRL1 to 8:MPUEN = "1":
• 32- or 16-bit access to this register is not allowed
• 8-bit access is required to disable the MPU