Public Version
www.ti.com
5.4.12
Recommendations for Static Settings
.......................................................................
5.5
IVA2.2 Subsystem Register Manual
...................................................................................
5.5.1
IC Registers
......................................................................................................
5.5.1.1
IC Register Mapping Summary
.........................................................................
5.5.1.2
IC Register Descriptions
.................................................................................
5.5.2
SYS Registers
...................................................................................................
5.5.2.1
SYS Register Mapping Summary
......................................................................
5.5.2.2
SYS Register Descriptions
..............................................................................
5.5.3
IDMA Registers
..................................................................................................
5.5.3.1
IDMA Register Mapping Summary
.....................................................................
5.5.3.2
IDMA Register Descriptions
.............................................................................
5.5.4
XMC Registers
..................................................................................................
5.5.4.1
XMC Register Mapping Summary
......................................................................
5.5.4.2
XMC Register Descriptions
..............................................................................
5.5.5
TPCC Registers
.................................................................................................
5.5.5.1
TPCC Register Mapping Summary
....................................................................
5.5.5.2
TPCC Register Descriptions
............................................................................
5.5.6
TPTC0 and TPTC1 Registers
.................................................................................
5.5.6.1
TPTC0 and TPTC1 Register Mapping Summary
.....................................................
5.5.6.2
TPTC0 and TPTC1 Register Descriptions
............................................................
5.5.7
SYSC Registers
.................................................................................................
5.5.7.1
SYSC Register Mapping Summary
....................................................................
5.5.7.2
SYSC Register Descriptions
............................................................................
5.5.8
WUGEN Registers
..............................................................................................
5.5.8.1
WUGEN Register Mapping Summary
.................................................................
5.5.8.2
WUGEN Register Descriptions
.........................................................................
5.5.9
iVLCD Registers
...............................................................................................
5.5.9.1
iVLCD Register Mapping Summary
...................................................................
5.5.9.2
iVLCD Register Descriptions
..........................................................................
5.5.10
SEQ Registers
................................................................................................
5.5.10.1
SEQ Register Mapping Summary
.....................................................................
5.5.10.2
SEQ Register Descriptions
............................................................................
5.5.11
Video System Controller Registers
........................................................................
5.5.11.1
Video System Controller Register Mapping Summary
.............................................
5.5.11.2
Video System Controller Register Descriptions
.....................................................
5.5.12
iME Registers
.................................................................................................
5.5.12.1
iME Register Mapping Summary
......................................................................
5.5.12.2
iME Register Descriptions
..............................................................................
5.5.13
iLF Registers
..................................................................................................
5.5.13.1
iLF Register Mapping Summary
.......................................................................
5.5.13.2
iLF Register Descriptions
..............................................................................
5.5.14
IA_GEM Registers
...........................................................................................
5.5.14.1
IA_GEM Register Mapping Summary
................................................................
5.5.14.2
IA_GEM Register Descriptions
........................................................................
5.5.15
IA_EDMA Registers
..........................................................................................
5.5.15.1
IA_EDMA Register Mapping Summary
..............................................................
5.5.15.2
IA_EDMA Register Descriptions
......................................................................
5.5.16
IA_SEQ Registers
............................................................................................
5.5.16.1
IA_SEQ Register Mapping Summary
.................................................................
5.5.16.2
IA_SEQ Register Descriptions
........................................................................
6
Camera Image Signal Processor
......................................................................................
6.1
Camera ISP Overview
.................................................................................................
6.1.1
Camera ISP Features
.........................................................................................
15
SWPU177N – December 2009 – Revised November 2010
Contents
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...