Texas Instruments OMAP36 Series, Техническое справочное руководство

Страница: 704 / 3738

Public Version
IVA2.2 Subsystem Integration
www.ti.com
Table 5-3. IVA2.2 Interrupt Mappings (continued)
EVT Interrupts/Events IVA2.2 Pin Name Interrupt Interrupt Description
Source
30 CCINT3 N/A (internal) EDMA TPCC TPCC region 3 interrupt
31 CCINT4 N/A (internal) EDMA TPCC TPCC region 4 interrupt
32 CCINT5 N/A (internal) EDMA TPCC TPCC region 5 interrupt
33 CCINT6 N/A (internal) EDMA TPCC TPCC region 6 interrupt
34 CCINT7 N/A (internal) EDMA TPCC TPCC region 7 interrupt
35 CCINT8 N/A (internal) EDMA TPCC TPCC region 8 interrupt
36 CCINT1 N/A (internal) EDMA TPCC TPCC region 1 interrupt
37 CCINT2 N/A (internal) EDMA TPCC TPCC region 2 interrupt
38 CCERRINT N/A (internal) EDMA TPCC TPCC error interrupt
39 TCERRINT0 N/A (internal) EDMA TPTC0 TPTC0 error interrupt
40 TCERRINT1 N/A (internal) EDMA TPTC1 TPTC1 error interrupt
41-44 Reserved N/A (internal) N/A N/A
45-50 Reserved IVA2_IRQ[0-5] N/A Reserved
51 GPT5_IRQ IVA2_IRQ[6] GPTIMER5 General-purpose timer module 5
52 GPT6_IRQ IVA2_IRQ[7] GPTIMER6 General-purpose timer module 6
53 GPT7_IRQ IVA2_IRQ[8] GPTIMER7 General-purpose timer module 7
54 GPT8_IRQ IVA2_IRQ[9] GPTIMER8 General-purpose timer module 8
55 MAIL_U1_IVA2_IRQ IVA2_IRQ[10] MAILBOX Mailbox user 1 interrupt request
56 CAM_IRQ1 IVA2_IRQ[11] Camera Camera module interrupt request 1
subsystem
57 PRCM_IVA_IRQ IVA2_IRQ[12] PRCM PRCM module
58 DSS_IRQ IVA2_IRQ[13] Display Display subsystem module
subsystem
59 Reserved IVA2_IRQ[14] N/A N/A
60 UART3_IRQ IVA2_IRQ[15] UART3 UART module 3 (also infrared)
61 MCBSP1_IRQ_TX IVA2_IRQ[16] MCBSP1 MCBSP module 1 transmit
62 MCBSP1_IRQ_RX IVA2_IRQ[17] MCBSP1 MCBSP module 1 receive
63 Reserved IVA2_IRQ[18] N/A N/A
64 MCBSP2_IRQ_TX IVA2_IRQ[19] MCBSP2 MCBSP module 2 transmit
65 MCBSP2_IRQ_RX IVA2_IRQ[20] MCBSP2 MCBSP module 2 receive
66 MCBSP3_IRQ_TX IVA2_IRQ[21] MCBSP3 MCBSP module 3 transmit
67 MCBSP3_IRQ_RX IVA2_IRQ[22] MCBSP3 MCBSP module 3 receive
68 MCBSP4_IRQ_TX IVA2_IRQ[23] MCBSP4 MCBSP module 4 transmit
69 MCBSP4_IRQ_RX IVA2_IRQ[24] MCBSP4 MCBSP module 4 receive
70 MCBSP5_IRQ_TX IVA2_IRQ[25] MCBSP5 MCBSP module 5 transmit
71 MCBSP5_IRQ_RX IVA2_IRQ[26] MCBSP5 MCBSP module 5 receive
72 Reserved IVA2_IRQ[27] Reserved Reserved
73 GPIO1_IVA2_IRQ IVA2_IRQ[28] GPIO1 GPIO module 1
74 GPIO2_IVA2_IRQ IVA2_IRQ[29] GPIO2 GPIO module 2
75 GPIO3_IVA2_IRQ IVA2_IRQ[30] GPIO3 GPIO module 3
76 GPIO4_IVA2_IRQ IVA2_IRQ[31] GPIO4 GPIO module 4
77 GPIO5_IVA2_IRQ IVA2_IRQ[32] GPIO5 GPIO module 5
78 MCBSP1_IRQ IVA2_IRQ[33] MCBSP1 MCBSP module 1
79 MCBSP2_IRQ IVA2_IRQ[34] MCBSP2 MCBSP module 2
80 MCBSP3_IRQ IVA2_IRQ[35] MCBSP3 MCBSP module 3
81 MCBSP4_IRQ IVA2_IRQ[36] MCBSP4 MCBSP module 4
82 MCBSP5_IRQ IVA2_IRQ[37] MCBSP5 MCBSP module 5
704 IVA2.2 Subsystem SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated