Public Version
General-Purpose Interface Register Manual
www.ti.com
Table 25-28. Register Call Summary for Register GPIO_IRQENABLE2
General-Purpose Interface Overview
•
:
General-Purpose Interface Integration
•
:
General-Purpose Interface Functional Description
•
General-Purpose Interface Functional Description
•
Synchronous Path: Interrupt Request Generation
•
Asynchronous Path: Wake-Up Request Generation
General-Purpose Interface Basic Programming Model
•
Involved Configuration Registers
:
•
•
Data Input (Capture)/Output (Drive)
:
General-Purpose Interface Register Manual
•
General-Purpose Interface Register Mapping Summary
•
Table 25-29. GPIO_CTRL
Address Offset
0x030
Physical Address
0x4831 0030
Instance
GPIO1
0x4905 0030
GPIO2
0x4905 2030
GPIO3
0x4905 4030
GPIO4
0x4905 6030
GPIO5
0x4905 8030
GPIO6
Description
This register controls the clock gating functionality.
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
GATINGRATIO
DISABLEMODULE
Bits
Field Name
Description
Type
Reset
31:3
RESERVED
Read returns 0
RW
0x00000000
2:1
GATINGRATIO
Gating Ratio
RW
0x1
0x0: Functional clock is interface clock.
0x1: Functional clock is interface clock divided by 2.
0x2: Functional clock is interface clock divided by 4.
0x3: Functional clock is interface clock divided by 8.
0
DISABLEMODULE
Module Disable
RW
0x0
0x0: Module is enabled, clocks are not gated
0x1: Module is disabled, clocks are gated
Table 25-30. Register Call Summary for Register GPIO_CTRL
General-Purpose Interface Integration
•
•
3496General-Purpose Interface
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...