Public Version
www.ti.com
L4 Interconnects
Table 9-115. Region Allocation for L4-Emu Interconnect (continued)
Device Name
Start Address
Description
Region Number
Default
(hex)
Protection
Group
Power and reset manager
0x5470 6000
Module region A
17
5
• Power manager
0x5470 8000
Module region B
18
5
• Reset manager
0x5470 8800
Reserved
20
5
(WKUP power domain)
0x5470 9000
L4 interconnect
21
5
Reserved
0x5470 A000
Reserved
Reserved
0x5470 E000
Reserved
GPIO1 (WKUP power domain)
0x5471 0000
Module
0x5471 1000
L4 interconnect
Reserved
0x5471 2000
Reserved
WDTIMER2 (WKUP power
0x5471 4000
Module
domain)
0x5471 5000
L4 interconnect
23
5
Reserved
0x5471 6000
Reserved
GPTIMER1 (WKUP power
0x5471 8000
Module
domain)
0x5471 9000
L4 interconnect
Reserved
0x5471 A000
Reserved
32KTIMER (WKUP power
0x5472 0000
Module
domain)
0x5472 1000
L4 interconnect
Reserved
0x5472 2000
Reserved
L4-Wakeup configuration (WKUP
0x5472 8000
Address protection (AP)
power domain)
0x5472 8800
Initiator port (IP) L4-Core
24
5
0x5472 9000
Link agent (LA)
0x5472 A000
Initiator port (IP) L4-Emu
Reserved
0x5472 A800
Reserved
L4-Wakeup
0x5473 0000
L4 interconnect
25
5
9.3.3.3.4 L4 Firewall Address and Protection Registers Setting
lists the settings of the AP registers for an L4 interconnect firewall. These values are
computed based on the physical implementation of each L4 interconnect.
Table 9-116. L4 Firewall Register Description Overview
Register Type
Register Name
Bits
Field
Description
Segment
23:0
Base
Segment base address
4:0
SIZE
Segment size equals to 2 power of
SIZE
Protection groups
15:0
CONNID_BIT_VECTOR
See
for L4ConnID).
15:0
ENABLE
Refer to
for MReq
description
2069
SWPU177N – December 2009 – Revised November 2010
Interconnect
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...