Texas Instruments OMAP36 Series, Техническое справочное руководство

Страница: 2520 / 3738

Public Version
SCM Functional Description
www.ti.com
Table 13-64. Internal Signals Multiplexed on WKUPOBSMUX16
Pin Name Observed Signal Name WKUPOBSMU Description High State Low State
X16 Field
CONTROL. CO
NTROL_WKUP
_DEBOBS_4 [4:
0] (dec)
hw_dbg16
(1)
CORE_OBSMUX16 0 Signal multiplexed by OBSMUX16. – –
PRCM_GPT3_ALWON_FC 1 Always-on functional clock of GP-Timer #3. – –
LK
PRCM_CPEFUSE_RST 2 Reset signal for Efuse. Reset is not Reset is
active
active
PRCM_DPLL4_RSTPWRO 3 Cold reset signal for DPLL4. Reset is Reset is not
N active active
Reserved for non-GP 4 Reserved for non-GP devices Reset is not Reset is
devices active active
Reserved 5 – – –
PRCM_PER_domainWake 6 Indicates that a wake-up condition is Conditions Conditions
up detected for the PER domain. reached not reached
PRCM_vdd2_domain_is_of 7 Indicates to the global Power Manager FSM State is State is not
f that the VDD2 domain power state is OFF. OFF OFF
PRCM_vdd5_domain_is_of 8 Indicates to the global Power Manager FSM State is State is not
f that the VDD5 domain power state is OFF. OFF OFF
PRCM_PRM2IVA2_IRQ 9 Interrupt line from PRM to the IVA2. – –
PRCM_MPU_POWER_GO 10 Indicates whether the MPU power switches Power is Power is
OD[5] status (bit 5). stable not stable
PRCM_IVA2_SRAMAONIN 11 SRAM array power control input (bit 4) for Array is Array is not
[1] IVA2 power domain. powered powered
PRCM_IVA2_SRAMRETG 12 Indicates whether the SRAM retention Power is Power is
OODOUT[4] banks in the IVA2 domain are stable (bit 4). stable not stable
PRCM_CORE_SRAMAGO 13 CORE array Powergood indication from Power is Power is
ODOUT[4] SRAM to PSCON (bit 4). stable not stable
PRCM_SGX_POWER_ON 14 SGX switch command for power-on. Power is Power is
ON OFF
PRCM_DSS_SRAMRETO 15 SRAM retention on signal to DSS power Retention is Retention is
NIN[0] domain (bit 0). ON OFF
PRCM_EMU_SRAMRETG 16 Indicates whether the SRAM retention Power is Power is
OODOUT[0] banks in the EMU domain are stable (bit 0). stable not stable
PRCM_DPLL5_POWER_G 17 Indicates whether the DPLL5 power Power is Power is
OOD[0] switches status (bit 0). stable not stable
PRCM_USBHOST_SRAM 18 Indicates whether the SRAM retention Power is Power is
RETGOODOUT[0] banks in the USBHOST domain are stable stable not stable
(bit 0).
PRCM_USBTLL_STARTR 19 Context Restore Start Control. Context Saving
ESTORE restore context
saved
PRCM_WKUP_32K_GFCL 20 32KHz functional clock of the WKUP – –
K domain.
Reserved (31:21) – – –
(1)
Mode 5 in MUXMODE0 field CONTROL.CONTROL_PADCONF_DSS_DATA8[2:0]
2520 System Control Module SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated