Texas Instruments OMAP36 Series, Техническое справочное руководство

Страница: 2732 / 3738

Public Version
General-Purpose Timers Register Manual
www.ti.com
Bits Field Name Description Type Reset
1 OVF_IT_ENA Enable overflow interrupt RW 0
0x0: Disable overflow interrupt.
0x1: Enable overflow interrupt.
0 MAT_IT_ENA Enable match interrupt RW 0
0x0: Disable match interrupt.
0x1: Enable match interrupt.
Table 16-25. Register Call Summary for Register TIER
General-Purpose Timers
• GP Timer Interrupts : [0]
• GP Timers Functional Description : [1]
• Timer Mode Functionality : [2]
• Capture Mode Functionality : [3]
• Compare Mode Functionality : [4]
• Accessing GP Timer Registers : [5]
• Writing to Timer Registers : [6]
General-Purpose Timers Register Manual
• GP Timer Register Mapping Summary : [7] [8] [9]
Table 16-26. TWER
Address Offset 0x020
Physical Address 0x4831 8020 Instance GPT1
0x4903 2020 GPT2
0x4903 4020 GPT3
0x4903 6020 GPT4
0x4903 8020 GPT5
0x4903 A020 GPT6
0x4903 C020 GPT7
0x4903 E020 GPT8
0x4904 0020 GPT9
0x4808 6020 GPT10
0x4808 8020 GPT11
Description This register controls (enable/disable) the wake-up feature on specific interrupt events.
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved
OVF_WUP_ENA
MAT_WUP_ENA
TCAR_WUP_ENA
Bits Field Name Description Type Reset
31:3 Reserved Reads return 0 R 0x00000000
2 TCAR_WUP_ENA Enable capture wake-up RW 0
0x0: Disable capture wake-up.
0x1: Enable capture wake-up.
1 OVF_WUP_ENA Enable overflow wake-up RW 0
0x0: Disable overflow wake-up.
2732 Timers SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated