Public Version
Camera ISP Register Manual
www.ti.com
Table 6-235. CCDC_CLAMP
Address Offset
0x0000 0030
Physical Address
0x480B C630
Instance
ISP_CCDC
Description
CLAMP CONTROL REGISTER
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
OBSLEN
OBSLN
OBST
RESERVED
OBGAIN
CLAMPEN
Bits
Field Name
Description
Type
Reset
31
CLAMPEN
Clamp enable
RW
0x0
Enables clamping based on the calculated average of
optical black sample.
This bit is latched by the VS sync pulse.
0x0: Disable
0x1: Enable
30:28
OBSLEN
Optical black sample length
RW
0x0
Sets the number of optical black sample pixels per line to
include in the average calculation.
0x0: 1 pixel
0x1: 2 pixels
0x2: 4 pixels
0x3: 8 pixels
0x4: 16 pixels
27:25
OBSLN
Optical black sample lines
RW
0x0
Sets the number of optical black sample lines to include
in the average calculation.
0x0: 1 line
0x1: 2 lines
0x2: 4 lines
0x3: 8 lines
0x4: 16 lines
24:10
OBST
Start pixel of optical black samples
RW
0x0000
Start pixel position of optical black samples specified
from the start of HS in pixel clocks.
9:5
RESERVED
Write 0s for future compatibility.
RW
0x00
Reads returns 0.
4:0
OBGAIN
Gain to apply to the optical black average
RW
0x10
The gain value is in U5Q4 fixed point representation (0 to
1.9375).
Table 6-236. Register Call Summary for Register CCDC_CLAMP
Camera ISP Functional Description
•
Camera ISP CCDC Functional Operations
Camera ISP Basic Programming Model
•
Camera ISP CCDC Register Setup
•
Camera ISP CCDC Register Accessibility During Frame Processing
•
Camera ISP CCDC Image-Signal Processing
[13] [14] [15] [16] [17] [18] [19]
Camera ISP Register Manual
•
Camera ISP CCDC Register Summary
•
Camera ISP CCDC Register Description
:
1384Camera Image Signal Processor
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...