Texas Instruments OMAP36 Series, Техническое справочное руководство

Страница: 2735 / 3738

Public Version
www.ti.com
General-Purpose Timers Register Manual
Table 16-30. TCRR
Address Offset 0x028
Physical Address 0x4831 8028 Instance GPT1
0x4903 2028 GPT2
0x4903 4028 GPT3
0x4903 6028 GPT4
0x4903 8028 GPT5
0x4903 A028 GPT6
0x4903 C028 GPT7
0x4903 E028 GPT8
0x4904 0028 GPT9
0x4808 6028 GPT10
0x4808 8028 GPT11
Description This register holds the value of the internal counter.
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TIMER_COUNTER
Bits Field Name Description Type Reset
31:0 TIMER_COUNTER The value of the timer counter register RW 0x00000000
Table 16-31. Register Call Summary for Register TCRR
General-Purpose Timers
• Wake-Up Capability : [0] [1]
• Timer Mode Functionality : [2] [3] [4] [5] [6] [7] [8] [9] [10]
• 1-ms Tick Generation (Only GPTIMER1, GPTIMER2, and GPTIMER10) : [11] [12] [13]
• Capture Mode Functionality : [14] [15]
• Compare Mode Functionality : [16] [17]
• Prescaler Functionality : [18] [19]
• Accessing GP Timer Registers : [20]
• Writing to Timer Registers : [21]
• Write Posting Synchronization Mode : [22] [23]
• Reading From Timer Counter Registers : [24]
General-Purpose Timers Register Manual
• GP Timer Register Mapping Summary : [25] [26] [27]
• GP Timer Register Descriptions : [28] [29] [30]
2735 SWPU177N – December 2009 – Revised November 2010 Timers
Copyright © 2009–2010, Texas Instruments Incorporated