Public Version
www.ti.com
General-Purpose Timers Register Manual
Table 16-15. GPTIMER9 to GPTIMER11 Register Summary
Register Name
Type
Register
Address Offset
Physical Address
Physical Address
Physical Address
Width (Bits)
(GPTIMER9)
(GPTIMER10)
(GPTIMER11)
R
32
0x000
0x4904 0000
0x4808 6000
0x4808 8000
RW
32
0x010
0x4904 0010
0x4808 6010
0x4808 8010
R
32
0x014
0x4904 0014
0x4808 6014
0x4808 8014
RW
32
0x018
0x4904 0018
0x4808 6018
0x4808 8018
RW
32
0x01C
0x4904 001C
0x4808 601C
0x4808 801C
RW
32
0x020
0x4904 0020
0x4808 6020
0x4808 8020
RW
32
0x024
0x4904 0024
0x4808 6024
0x4808 8024
RW
32
0x028
0x4904 0028
0x4808 6028
0x4808 8028
RW
32
0x02C
0x4904 002C
0x4808 602C
0x4808 802C
RW
32
0x030
0x4904 0030
0x4808 6030
0x4808 8030
R
32
0x034
0x4904 0034
0x4808 6034
0x4808 8034
RW
32
0x038
0x4904 0038
0x4808 6038
0x4808 8038
R
32
0x03C
0x4904 003C
0x4808 603C
0x4808 803C
RW
32
0x040
0x4904 0040
0x4808 6040
0x4808 8040
R
32
0x044
0x4904 0044
0x4808 6044
0x4808 8044
RW
32
0x048
-
0x4808 6048
-
RW
32
0x04C
-
0x4808 604C
-
RW
32
0x050
-
0x4808 6050
-
RW
32
0x054
-
0x4808 6054
-
RW
32
0x058
-
0x4808 6058
-
16.3.3 GP Timer Register Descriptions
through
describe the GP timer register bits.
Table 16-16. TIDR
Address Offset
0x000
Physical Address
0x4831 8000
Instance
GPT1
0x4903 2000
GPT2
0x4903 4000
GPT3
0x4903 6000
GPT4
0x4903 8000
GPT5
0x4903 A000
GPT6
0x4903 C000
GPT7
0x4903 E000
GPT8
0x4904 0000
GPT9
0x4808 6000
GPT10
0x4808 8000
GPT11
Description
This register contains the IP revision code.
Type
R
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
Reserved
TID_REV
Bits
Field Name
Description
Type
Reset
31:8
Reserved
Reads return 0.
R
0x000000
7:0
TID_REV
IP revision
R
See
(1)
(1)
TI internal data
2727
SWPU177N – December 2009 – Revised November 2010
Timers
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...