Public Version
L4 Interconnects
www.ti.com
9.3.5.2
L4 Target Agent (L4 TA)
This section provides information on the L4 Target agent (TA) register module. Each of the registers within
the module instance is described seperatly in
to
to
provide information on the L4 Target Agent having two supplementary
registers OCP_CONTROL and OCP_STATUS
The TA register block consists of the status and control registers that can be used to configure the
interfaces of the targets.
Table 9-153. CORE_TA Common Register Summary
Register Name
Type
Register
CORE_TA_CONTROL
Width (Bits)
Physical Address
R
32
0x4800 3000
R
32
0x4800 3004
R
32
0x4800 3018
R
32
0x4800 301C
RW
32
0x4800 3020
RW
32
0x4800 3024
RW
32
0x4800 3028
RW
32
0x4800 302C
Table 9-154. CORE_TA Common Register Summary
Register Name
Type
Register
CORE_TA_CM
CORE_TA_DISPLAY_SS
CORE_TA_SDMA
Width
Physical
Physical
Physical
(Bits)
Address
Address
Address
R
32
0x4802 7000
0x4805 1000
0x4805 7000
R
32
0x4802 7004
0x4805 1004
0x4805 7004
R
32
0x4802 7018
0x4805 1018
0x4805 7018
R
32
0x4802 701C
0x4805 101C
0x4805 701C
RW
32
0x4802 7020
0x4805 1020
0x4805 7020
RW
32
0x4802 7024
0x4805 1024
0x4805 7024
RW
32
0x4802 7028
0x4805 1028
0x4805 7028
RW
32
0x4802 702C
0x4805 102C
0x4805 702C
Table 9-155. CORE_TA Common Register Summary
Register Name
Type
Register
CORE_TA_I2C3
Width
Physical
(Bits)
Address
R
32
0x4806 1000
R
32
0x4806 1004
R
32
0x4806 1018
R
32
0x4806 101C
RW
32
0x4806 1020
RW
32
0x4806 1024
RW
32
0x4806 1028
RW
32
0x4806 102C
Table 9-156. CORE_TA Common Register Summary
Register Name
Type
Register
CORE_TA_USB_TLL
CORE_TA_USB_HS_Host
CORE_TA_UART1
Width
Physical
Physical
Physical
(Bits)
Address
Address
Address
R
32
0x4806 3000
0x4806 5000
0x4806 B000
2086
Interconnect
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated
Содержание OMAP36 Series
Страница 174: ...174 List of Tables SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 692: ...692 MPU Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1084: ...1084 IVA2 2 Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 1990: ...1990 2D 3D Graphics Accelerator SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2334: ...2334 Memory Subsystem SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2700: ...2700 Memory Management Units SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2868: ...2868 HDQ 1 Wire SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 2974: ...2974 UART IrDA CIR SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3054: ...3054 Multichannel SPI SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3462: ...3462 MMC SD SDIO Card Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3508: ...3508 General Purpose Interface SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3584: ...3584 Initialization SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...
Страница 3648: ...3648 Debug and Emulation SWPU177N December 2009 Revised November 2010 Copyright 2009 2010 Texas Instruments Incorporated ...