Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 3157 / 3738

Public Version
www.ti.com
McBSP Register Manual
Table 21-39. McBSP2 Registers Mapping Summary (continued)
Register Name Type Register Address Offset Physical Address
Width (Bits)
MCBSPLP_XCERD_REG RW 32 0x0000 0058 0x4902 2058
MCBSPLP_RCERE_REG RW 32 0x0000 005C 0x4902 205C
MCBSPLP_RCERF_REG RW 32 0x0000 0060 0x4902 2060
MCBSPLP_XCERE_REG RW 32 0x0000 0064 0x4902 2064
MCBSPLP_XCERF_REG RW 32 0x0000 0068 0x4902 2068
MCBSPLP_RCERG_REG RW 32 0x0000 006C 0x4902 206C
MCBSPLP_RCERH_REG RW 32 0x0000 0070 0x4902 2070
MCBSPLP_XCERG_REG RW 32 0x0000 0074 0x4902 2074
MCBSPLP_XCERH_REG RW 32 0x0000 0078 0x4902 2078
MCBSPLP_REV_REG R 32 0x0000 007C 0x4902 207C
MCBSPLP_RINTCLR_REG RW 32 0x0000 0080 0x4902 2080
MCBSPLP_XINTCLR_REG RW 32 0x0000 0084 0x4902 2084
MCBSPLP_ROVFLCLR_REG RW 32 0x0000 0088 0x4902 2088
MCBSPLP_SYSCONFIG_REG RW 32 0x0000 008C 0x4902 208C
MCBSPLP_THRSH2_REG RW 32 0x0000 0090 0x4902 2090
MCBSPLP_THRSH1_REG RW 32 0x0000 0094 0x4902 2094
MCBSPLP_IRQSTATUS_REG RW 32 0x0000 00A0 0x4902 20A0
MCBSPLP_IRQENABLE_REG RW 32 0x0000 00A4 0x4902 20A4
MCBSPLP_WAKEUPEN_REG RW 32 0x0000 00A8 0x4902 20A8
MCBSPLP_XCCR_REG RW 32 0x0000 00AC 0x4902 20AC
MCBSPLP_RCCR_REG RW 32 0x0000 00B0 0x4902 20B0
MCBSPLP_XBUFFSTAT_REG R 32 0x0000 00B4 0x4902 20B4
MCBSPLP_RBUFFSTAT_REG R 32 0x0000 00B8 0x4902 20B8
MCBSPLP_SSELCR_REG RW 32 0x0000 00BC 0x4902 20BC
MCBSPLP_STATUS_REG R 32 0x0000 00C0 0x4902 20C0
Table 21-40. McBSP3 Registers Mapping Summary
Register Name Type Register Address Offset Physical Address
Width (Bits)
MCBSPLP_DRR_REG R 32 0x0000 0000 0x4902 4000
MCBSPLP_DXR_REG W 32 0x0000 0008 0x4902 4008
MCBSPLP_SPCR2_REG RW 32 0x0000 0010 0x4902 4010
MCBSPLP_SPCR1_REG RW 32 0x0000 0014 0x4902 4014
MCBSPLP_RCR2_REG RW 32 0x0000 0018 0x4902 4018
MCBSPLP_RCR1_REG RW 32 0x0000 001C 0x4902 401C
MCBSPLP_XCR2_REG RW 32 0x0000 0020 0x4902 4020
MCBSPLP_XCR1_REG RW 32 0x0000 0024 0x4902 4024
MCBSPLP_SRGR2_REG RW 32 0x0000 0028 0x4902 4028
MCBSPLP_SRGR1_REG RW 32 0x0000 002C 0x4902 402C
MCBSPLP_MCR2_REG RW 32 0x0000 0030 0x4902 4030
MCBSPLP_MCR1_REG RW 32 0x0000 0034 0x4902 4034
MCBSPLP_RCERA_REG RW 32 0x0000 0038 0x4902 4038
MCBSPLP_RCERB_REG RW 32 0x0000 003C 0x4902 403C
MCBSPLP_XCERA_REG RW 32 0x0000 0040 0x4902 4040
MCBSPLP_XCERB_REG RW 32 0x0000 0044 0x4902 4044
MCBSPLP_PCR_REG RW 32 0x0000 0048 0x4902 4048
MCBSPLP_RCERC_REG RW 32 0x0000 004C 0x4902 404C
3157 SWPU177N – December 2009 – Revised November 2010 Multi-Channel Buffered Serial Port
Copyright © 2009–2010, Texas Instruments Incorporated