Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 1276 / 3738

Public Version
Camera ISP Basic Programming Model
www.ti.com
ADDR1 -=(1,0)
}
Example 6-4. Dual readout pattern: 1 input line = 3 output line
The following input-to-output mapping (see Table 6-65 ) corresponds to a complex pattern. One input line
corresponds to 3 output lines; the output can be as large as 1376 pixels.
Table 6-65. Camera ISP CCDC Dual Readout Pattern 1 to 3
Input Pixels order in input line
Line [i] 0 1 2 3 4 5 6 7 8
9 10 11 [...]
Output Pixels order in output line
Line [3i] 0 6 [...] 23 17 11 5
Line 2 8 14 [...] 15 9 3
[3i + 1]
Line 4 10 16 22 [...] 7 1
[3i + 2]
To obtain this mapping between the input and output pixels, the following settings apply:
- CCDC_FMTCFG [3:2] LNUM = 2 Converts to 3 lines
- CCDC_FMTCFG [11:8] PLEN_EVEN = 5 6 program entries
- CCDC_FMTCFG [7:4] PLEN_ODD = 5 6 program entries
- CCDC_FMT_ADDR_i [25:24] LINE (i = 0) = 0 Init ADDR0 pointer to 0th line
- CCDC_FMT_ADDR_i [12:0] INIT (i = 0) = 2 Init ADDR0 index to 2nd pixel
- CCDC_FMT_ADDR_i [25:24] LINE (i = 1) = 2 Init ADDR1 pointer to 2nd line
- CCDC_FMT_ADDR_i [12:0] INIT (i = 1) = 855 Init ADDR1 index to 855th pixel
- CCDC_FMT_ADDR_i [25:24] LINE (i = 2) = 1 Init ADDR2 pointer to first line
- CCDC_FMT_ADDR_i [12:0] INIT (i = 2) = 1 Init ADDR2 index to first pixel
- CCDC_FMT_ADDR_i [25:24] LINE (i = 3) = 1 Init ADDR3 pointer to first line
- CCDC_FMT_ADDR_i [12:0] INIT (i = 3) = 856 Init ADDR3 index to 856th pixel
- CCDC_FMT_ADDR_i [25:24] LINE (i = 4) = 2 Init ADDR4 pointer to second line
- CCDC_FMT_ADDR_i [12:0] INIT (i = 4) = 0 Init ADDR4 index to 0th pixel
- CCDC_FMT_ADDR_i [25:24] LINE (i = 5) = 0 Init ADDR5 pointer to 0th line
- CCDC_FMT_ADDR_i [12:0] INIT (i = 5) = 857 Init ADDR5 index to 857th pixel
- CCDC_PRGEVEN0 [3:0] EVEN0 = 0 Even prog entry 0: ADDR0++
- CCDC_PRGEVEN0 [7:4] EVEN1 = 3 Even prog entry 1: ADDR1- -
- CCDC_PRGEVEN0 [11:8] EVEN2 = 4 Even prog entry 2: ADDR2++
- CCDC_PRGEVEN0 [15:12] EVEN3 = 7 Even prog entry 3: ADDR3- -
- CCDC_PRGEVEN0 [19:16] EVEN4 = 8 Even prog entry 4: ADDR4++
- CCDC_PRGEVEN0 [23:20] EVEN5 = 11 Even prog entry 4: ADDR5- -
- CCDC_PRGODD0 [3:0] ODD0 = 0 Even prog entry 0: ADDR0++
- CCDC_PRGODD0 [7:4] ODD1 = 3 Even prog entry 1: ADDR1- -
- CCDC_PRGODD0 [11:8] ODD2 = 4 Even prog entry 2: ADDR2++
- CCDC_PRGODD0 [15:12] ODD3 = 7 Even prog entry 3: ADDR3- -
- CCDC_PRGODD0 [19:16] ODD4 = 8 Even prog entry 4: ADDR4++
- CCDC_PRGODD0 [23:20] ODD5 = 11 Even prog entry 4: ADDR5- -
- CCDC_VP_OUT [3:0] HORZ_ST = 2 Horizontal start, excludes first 2 pixels
- CCDC_VP_OUT [16:4] HORZ_NUM = 854 Horizontal size
1276 Camera Image Signal Processor SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated