Texas Instruments OMAP36 Series, Technical Reference Manual, Page: 1400 / 3738

Public Version
Camera ISP Register Manual
www.ti.com
Table 6-271. CCDC_VP_OUT
Address Offset 0x0000 0094
Physical Address 0x480B C694 Instance ISP_CCDC
Description VIDEO PORT OUTPUT REGISTER
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
VERT_NUM HORZ_NUM HORZ_ST
RESERVED
Bits Field Name Description Type Reset
31 RESERVED Write 0s for future compatibility. RW 0x0
Reads returns 0.
30:17 VERT_NUM Number of vertical lines to clock out the video. RW 0x0000
If the data reformatter is turned off, then the number of
lines that can be clocked out of the video port must be at
least 1 line less than the number of lines input from the
sensor.
If the data reformatter is turned on, then the number of
lines that can be clocked out of the video port must be
less than
(
CCDC_FMT_VERT .FMTLNV - 1) *
( CCDC_FMTCFG .LNUM + 1)
The video port output VS pulse is generated right from
the first video port input VS itself.
16:4 HORZ_NUM Number of horizontal pixel to clock out the video port. RW 0x0000
The minimum value allowed is 2 pixels. The maximum
offset allowed is 1376 if original input is broken down to 4
lines. The maximum offset allowed is 1376 if original
input is broken down to 3 lines. The maximum offset
allowed is 2*1376 if original input is broken down to 2
lines. The maximum offset allowed is 4*1376 if original
input is broken down to 1 line.
3:0 HORZ_ST Horizontal start pixel in each output line. RW 0x0
The maximum value allowed is 15. The video port output
HSYNC pulse is generated from this position on for each
line. To be able to select an offset higher than 15, the
input settings to the data reformatter must be configured
appropriately.
The purpose of this parameter is to allow for sensors that
can read out a parallelogram image rather than a
rectangular image.
Table 6-272. Register Call Summary for Register CCDC_VP_OUT
Camera ISP Functional Description
• Camera ISP CCDC Functional Operations :
Camera ISP Basic Programming Model
• Camera ISP CCDC Register Setup : [1]
• Camera ISP CCDC Pixel Selection (Framing) Register Dependencies : [2]
• Camera ISP CCDC Image-Signal Processing : [6] [7] [8] [9] [10] [11] [12]
• Camera ISP CCDC Summary of Constraints : [13]
Camera ISP Register Manual
• Camera ISP CCDC Register Summary : [14]
1400Camera Image Signal Processor SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated