Public Version
www.ti.com
20.5.3
Slave Mode
....................................................................................................
20.5.3.1
Dedicated Resources
...................................................................................
20.5.3.2
Slave Transmit-and-Receive Mode
...................................................................
20.5.3.3
Slave Transmit-Only Mode
.............................................................................
20.5.3.4
Slave Receive-Only Mode
.............................................................................
20.5.4
FIFO Buffer Management
...................................................................................
20.5.4.1
Buffer Almost Full
.......................................................................................
20.5.4.2
Buffer Almost Empty
....................................................................................
20.5.4.3
End of Transfer Management
.........................................................................
20.5.5
Interrupts
......................................................................................................
20.5.5.1
Interrupt Events in Master Mode
......................................................................
20.5.5.1.1
TXx_EMPTY
........................................................................................
20.5.5.1.2
TXx_UNDERFLOW
................................................................................
20.5.5.1.3
RXx_ FULL
..........................................................................................
20.5.5.1.4
End Of Word Count
................................................................................
20.5.5.2
Interrupt Events in Slave Mode
........................................................................
20.5.5.2.1
TXx_EMPTY
........................................................................................
20.5.5.2.2
TXx_UNDERFLOW
................................................................................
20.5.5.2.3
RXx_FULL
...........................................................................................
20.5.5.2.4
RX0_OVERFLOW
..................................................................................
20.5.5.2.5
End Of Word Count
................................................................................
20.5.5.3
Interrupt-Driven Operation
.............................................................................
20.5.5.4
Polling
.....................................................................................................
20.5.6
DMA Requests
................................................................................................
20.5.7
Power Saving Management
.................................................................................
20.5.7.1
Normal Mode
............................................................................................
20.5.7.2
Idle Mode
.................................................................................................
20.5.7.2.1
Wake-Up Event in Smart-Idle Mode
.............................................................
20.5.7.2.2
Transitions From Smart-Idle Mode to Normal Mode
...........................................
20.5.7.2.3
Force-Idle Mode
....................................................................................
20.6
McSPI Basic Programming Model
...................................................................................
20.6.1
Initialization of Modules
......................................................................................
20.6.2
Transfer Procedures without FIFO
.........................................................................
20.6.2.1
Common Transfer Procedure
..........................................................................
20.6.2.2
End-of-Transfer Procedure
.............................................................................
20.6.2.3
Transmit and Receive Procedure
.....................................................................
20.6.2.4
Transmit-Only Procedure
..............................................................................
20.6.2.4.1
Based on Interrupt Requests
.....................................................................
20.6.2.4.2
Transmit-Only Based on DMA Write Requests
.................................................
20.6.2.5
Receive-Only Procedure
...............................................................................
20.6.2.5.1
Master Normal Receive-Only Procedure
........................................................
20.6.2.5.2
Master Turbo Receive-Only Procedure
..........................................................
20.6.2.5.3
Slave Receive-Only Procedure
...................................................................
20.6.2.6
McSPI Configuration and Operations Example
.....................................................
20.6.2.6.1
McSPI Initialization Sequence
....................................................................
20.6.2.6.2
Operations for the First Slave (On Channel 0)
.................................................
20.6.2.6.3
Programming in Interrupt Mode
..................................................................
20.6.2.6.4
Operations for the Second Slave (on Channel 1) in Polling Mode
...........................
20.6.3
Transfer Procedures with FIFO
.............................................................................
20.6.3.1
Common Transfer Procedure
..........................................................................
20.6.3.2
Transmit-Receive Procedure With Word Count (WCNT
≠
0)
.......................................
20.6.3.3
Transmit-Receive Procedure Without Word Count (WCNT=0)
...................................
20.6.3.4
Transmit-Only Procedure
..............................................................................
45
SWPU177N – December 2009 – Revised November 2010
Contents
Copyright © 2009–2010, Texas Instruments Incorporated