Public Version
www.ti.com
24-21. Buffer Management for a Write
.......................................................................................
24-22. Buffer Management for a Read
.......................................................................................
24-23. Busy Timout for R1b, R5b Response Type
.........................................................................
24-24. Busy Timeout After Write CRC Status
...............................................................................
24-25. Write CRC Status Timeout
............................................................................................
24-26. Read Data Timeout
....................................................................................................
24-27. Boot Acknowledge Timeout When Using CMD0
...................................................................
24-28. Boot Acknowledge Timeout When CMD Line Tied To 0
..........................................................
24-29. Autocommand 12 Timings During Write Transfer
..................................................................
24-30. Autocommand 12 Timings During Read Transfer
..................................................................
24-31. MMC/SD/SDIO Controller Meta Initialization Steps
................................................................
24-32. MMC/SD/SDIO Controller Software Reset Flow
...................................................................
24-33. MMC/SD/SDIO Controller Wake-Up Configuration
................................................................
24-34. MMC/SD/SDIO Controller Bus Configuration
.......................................................................
24-35. MMC/SD/SDIO Controller Card Identification and Selection - Part 1
............................................
24-36. MMC/SD/SDIO Controller Card Identification and Selection - Part 2
............................................
24-37. MMC/SD/SDIO Controller Read/Write Transfer Flow in DMA Mode With Interrupt
...........................
24-38. MMC/SD/SDIO Controller Read/Write Transfer Flow in DMA Mode With Polling
.............................
24-39. MMC/SD/SDIO Controller Read/Write Transfer Flow Without DMA and With Polling
........................
24-40. MMC/SD/SDIO Controller Read/Write in CE-ATA Mode
..........................................................
24-41. MMC/SD/SDIO Controller Suspend Flow
...........................................................................
24-42. MMC/SD/SDIO Controller Resume Flow
............................................................................
24-43. MMC/SD/SDIO Controller Command Transfer Flow With Polling
...............................................
24-44. MMC/SD/SDIO Controller Command Transfer Flow With Interrupts
............................................
24-45. MMC/SD/SDIO Controller Clock Frequency Change Flow
.......................................................
24-46. MMC/SD/SDIO Power Switching Procedure
........................................................................
24-47. Overview
.................................................................................................................
24-48. Environment
.............................................................................................................
24-49. Command Transfer
.....................................................................................................
24-50. Data Read Transfer
....................................................................................................
24-51. Data Write Transfer
....................................................................................................
25-1.
General-Purpose Interface Overview
................................................................................
25-2.
General-Purpose Interface Typical Application System Overview
...............................................
25-3.
General-Purpose Interface Used as a Keyboard Interface
.......................................................
25-4.
General-Purpose Interface Integration
..............................................................................
25-5.
General-Purpose Interface Description
..............................................................................
25-6.
Synchronous Path
......................................................................................................
25-7.
Asynchronous Path
.....................................................................................................
25-8.
Interrupt Request Generation
.........................................................................................
25-9.
Wake-Up Request Generation
........................................................................................
25-10. Write @GPIO_CLEARDATAOUT Register Example
..............................................................
25-11. Write @GPIO_SETIRQENABLEx Register Example
..............................................................
26-1.
Initialization Process
...................................................................................................
26-2.
Device and TWL5030 Power Connections
..........................................................................
26-3.
Clock and Reset Environment
........................................................................................
26-4.
Clock Interface
..........................................................................................................
26-5.
ROM Code Architecture
...............................................................................................
26-6.
32KB ROM Memory Map
..............................................................................................
26-7.
64KB RAM Memory Map of GP Devices
............................................................................
76
List of Figures
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated