Public Version
www.ti.com
10-33. NAND Page Mapping and ECC: Per-Sector Schemes
............................................................
10-34. NAND Page Mapping and ECC: Pooled Spare Schemes
........................................................
10-35. NAND Page Mapping and ECC: Per-Sector Schemes, With Separate ECC
...................................
10-36. NAND Read Cycle Optimization Timing Description
..............................................................
10-37. GPMC Connection to an External NOR Flash Memory
...........................................................
10-38. Synchronous Burst Read Access (Timing Parameters in Clock Cycles)
........................................
10-39. Asynchronous Single Read Access (Timing Parameters in Clock Cycles)
.....................................
10-40. Asynchronous Single Write Access (Timing Parameters in Clock Cycles)
.....................................
10-41. SDRC Subsystem Environment
......................................................................................
10-42. SDRC Subsystem Connections to SDR SDRAM
..................................................................
10-43. SDRC Subsystem Connections to DDR SDRAM
..................................................................
10-44. SDRC SDR/DDR-SDRAM System Address Multiplexing Schemes (1 of 3)
...................................
10-45. SDRC SDR/DDR-SDRAM System Address Multiplexing Schemes (2 of 3)
...................................
10-46. SDRC SDR/DDR-SDRAM System Address Multiplexing Schemes (3 of 3)
...................................
10-47. SDRC Integration to the Device
......................................................................................
10-48. SMS Top-Level Diagram
..............................................................................................
10-49. Region Organization
...................................................................................................
10-50. SDRC Architecture
.....................................................................................................
10-51. CS0/CS1 Chip-Select Start Address Slots
..........................................................................
10-52. SDRAM Controller Block Diagram
...................................................................................
10-53. Address Multiplexing Scheme According to BANKALLOCATION
...............................................
10-54. Simplified View of Bank-Row-Column vs Row-Bank-Column Bank Allocation
.................................
10-55. Data Multiplexing Scheme
.............................................................................................
10-56. Data Demultiplexing Scheme
.........................................................................................
10-57. Generic DDR Data-Write and Data-Read Waveforms
.............................................................
10-58. Required Synchronization DFF Input Signals
......................................................................
10-59. DLL/CDL Architecture
..................................................................................................
10-60. Simplified DLL/CDL Block Diagram
..................................................................................
10-61. Natural Scan Order
.....................................................................................................
10-62. SDRC Subsystem Overview
..........................................................................................
10-63. YUV Format: Pixel Representation
...................................................................................
10-64. VRFB Context Configuration
..........................................................................................
10-65. Example of VRFB Context 1 Configuration
.........................................................................
10-66. Display a Rotated QVGA Image
......................................................................................
10-67. Arbitration Granularity Versus Arbitration Decision
................................................................
10-68. BURST-COMPLETE On Class 2-Group 3
..........................................................................
10-69. Priority Between Classes
..............................................................................................
10-70. Idle Cycle Mechanism Within A Burst
...............................................................................
10-71. Example of EXTENDEDGRANT Mechanism
.......................................................................
10-72. Arbitration Between Classes
..........................................................................................
10-73. Arbitration Within a Class
.............................................................................................
10-74. Generic Arbitration Decision
..........................................................................................
10-75. Arbitration Granularity
..................................................................................................
10-76. SDRC Address Space in MPU Global Address Space
............................................................
10-77. CS Start and End Address Configuration Example
................................................................
10-78. OCM Subsystem Overview
...........................................................................................
10-79. OCM Subsystem Integration to the Device
.........................................................................
11-1.
SDMA Overview
........................................................................................................
11-2.
External SDMA Requests Typical Application
......................................................................
68
List of Figures
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated