Level 0
Region 0
Level 1
Level 2
Region 1
sdrc-009
Public Version
www.ti.com
SDRAM Controller (SDRC) Subsystem
Figure 10-49. Region Organization
Region 0 (default region containing the whole memory space): Level 0
Region 1 (allows dynamic reprogramming of regions): Level 2
Regions 2-7 (protection regions): Level 1
Region 1 has the highest priority to perform dynamic masking of other already-programmed regions when
they are reprogrammed.
Overlapping regions of the same priority level is forbidden and results in a violation when an access to the
concerned region occurs. This violation is reported in the error-log register. Priority-level handling is done
in the hardware; it does not involve any specific software development.
All transactions are checked, including those the RE has processed.
When detecting a violation on an incoming request, the SMS respects the response ordering within the
faulty thread.
A violation flag is raised internally and the MThreadID field is logged. Generation of the interconnect error
response is then local to the SMS; the response buffer must be used to manage the potential response
collision with regular SDRC responses.
2243
SWPU177N – December 2009 – Revised November 2010
Memory Subsystem
Copyright © 2009–2010, Texas Instruments Incorporated