Table 50-6. JTAG instructions (continued)
Instruction
Code[3:0]
Instruction summary
HIGHZ
1001
Selects bypass register while three-stating all output pins and
asserting functional reset
CLAMP
1100
Selects bypass register while applying preloaded values to
output pins and asserting functional reset
Arm_IDCODE
1110
Arm JTAG-DP Instruction
BYPASS
1111
Selects bypass register for data operations
Factory debug reserved
0101, 0110, 0111, 1101 Intended for factory debug only
Arm JTAG-DP Reserved
1000, 1010, 1011, 1110 These instructions will go the Arm JTAG-DP controller.
Please see the Arm JTAG-DP documentation for more
information on these instructions.
Reserved
All other opcodes
Decoded to select bypass register
1. Device IDCODE can only be read in JTAG mode
2. The manufacturer reserves the right to change the decoding of reserved instruction codes in the future
50.6 MDM-AP status and control registers
Through the Arm Debug Access Port (DAP), the debugger has access to the status and
control elements, implemented as registers on the DAP bus as shown in
These registers provide additional control and status for low power mode recovery and
typical run-control scenarios. The status register bits also allow the debugger to get
updated status of the core without having to initiate a bus transaction across the crossbar
switch, thus remaining less intrusive during a debug session.
These DAP control and status registers are not memory mapped within the system
memory map and are only accessible via the DAP using JTAG or SWD. The MDM-AP is
accessible as Debug Access Port 1 with the available registers shown in the table below.
Table 50-7. MDM-AP register summary
Address
Register
Description
0x0100_0000
Status
See
0x0100_0004
Control
See
0x0100_00FC
ID
Read-only identification register that always reads as 0x001C_0000
MDM-AP status and control registers
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
1718
NXP Semiconductors
Summary of Contents for MWCT101 S Series
Page 2: ...MWCT101xS Series Reference Manual Rev 3 07 2019 2 NXP Semiconductors...
Page 42: ...MWCT101xS Series Reference Manual Rev 3 07 2019 42 NXP Semiconductors...
Page 50: ...Conventions MWCT101xS Series Reference Manual Rev 3 07 2019 50 NXP Semiconductors...
Page 70: ...Aliased bit band regions MWCT101xS Series Reference Manual Rev 3 07 2019 70 NXP Semiconductors...
Page 78: ...Pinout diagrams MWCT101xS Series Reference Manual Rev 3 07 2019 78 NXP Semiconductors...
Page 96: ...WCT101xS safety concept MWCT101xS Series Reference Manual Rev 3 07 2019 96 NXP Semiconductors...
Page 130: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 130 NXP Semiconductors...
Page 284: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 284 NXP Semiconductors...
Page 430: ...Functional Description MWCT101xS Series Reference Manual Rev 3 07 2019 430 NXP Semiconductors...
Page 472: ...Application Information MWCT101xS Series Reference Manual Rev 3 07 2019 472 NXP Semiconductors...
Page 528: ...Module clocks MWCT101xS Series Reference Manual Rev 3 07 2019 528 NXP Semiconductors...
Page 634: ...SRAM configuration MWCT101xS Series Reference Manual Rev 3 07 2019 634 NXP Semiconductors...
Page 818: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 818 NXP Semiconductors...
Page 960: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 960 NXP Semiconductors...
Page 992: ...ADC calibration scheme MWCT101xS Series Reference Manual Rev 3 07 2019 992 NXP Semiconductors...
Page 1348: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1348 NXP Semiconductors...
Page 1366: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1366 NXP Semiconductors...
Page 1514: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1514 NXP Semiconductors...
Page 1726: ...Debug and security MWCT101xS Series Reference Manual Rev 3 07 2019 1726 NXP Semiconductors...
Page 1760: ...MWCT101xS Series Reference Manual Rev 3 07 2019 1760 NXP Semiconductors...