49.5.2.1 Lowest-number mailbox first
If CTRL1[LBUF] is asserted, the first (lowest number) active Tx mailbox found is the
arbitration winner. MCR[LPRIOEN] has no effect when CTRL1[LBUF] is asserted.
49.5.2.2 Highest-priority mailbox first
If CTRL1[LBUF] is negated, then the arbitration process searches the active Tx mailbox
with the highest priority, which means that this mailbox’s frame would have a higher
probability to win the arbitration on CAN bus when multiple external nodes compete for
the bus at the same time.
The sequence of bits considered for this arbitration is called the arbitration value of the
mailbox. The highest-priority Tx mailbox is the one that has the lowest arbitration value
among all Tx mailboxes.
If two or more mailboxes have equivalent arbitration values, the mailbox with the lowest
number is the arbitration winner.
The composition of the arbitration value depends on the MCR[LPRIOEN] setting.
49.5.2.2.1 Local priority disabled
If MCR[LPRIOEN] is negated the arbitration value is built in the exact sequence of bits
as they would be transmitted in a CAN frame (see the following table) in such a way that
the local priority is disabled.
Table 49-21. Composition of the arbitration value when local priority is disabled
Format
Mailbox arbitration value (32 bits)
Standard (IDE = 0)
Standard ID (11
bits)
RTR (1 bit)
IDE (1 bit)
- (18 bits)
- (1 bit)
Extended (IDE = 1) Extended ID[28:18]
(11 bits)
SRR (1 bit)
IDE (1 bit)
Extended ID[17:0]
(18 bits)
RTR (1 bit)
49.5.2.2.2 Local priority enabled
To enable local priority, MCR[LPRIOEN] must be asserted. In this case the mailbox
PRIO field is included at the very left of the arbitration value (see the following table).
Functional description
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
1660
NXP Semiconductors
Summary of Contents for MWCT101 S Series
Page 2: ...MWCT101xS Series Reference Manual Rev 3 07 2019 2 NXP Semiconductors...
Page 42: ...MWCT101xS Series Reference Manual Rev 3 07 2019 42 NXP Semiconductors...
Page 50: ...Conventions MWCT101xS Series Reference Manual Rev 3 07 2019 50 NXP Semiconductors...
Page 70: ...Aliased bit band regions MWCT101xS Series Reference Manual Rev 3 07 2019 70 NXP Semiconductors...
Page 78: ...Pinout diagrams MWCT101xS Series Reference Manual Rev 3 07 2019 78 NXP Semiconductors...
Page 96: ...WCT101xS safety concept MWCT101xS Series Reference Manual Rev 3 07 2019 96 NXP Semiconductors...
Page 130: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 130 NXP Semiconductors...
Page 284: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 284 NXP Semiconductors...
Page 430: ...Functional Description MWCT101xS Series Reference Manual Rev 3 07 2019 430 NXP Semiconductors...
Page 472: ...Application Information MWCT101xS Series Reference Manual Rev 3 07 2019 472 NXP Semiconductors...
Page 528: ...Module clocks MWCT101xS Series Reference Manual Rev 3 07 2019 528 NXP Semiconductors...
Page 634: ...SRAM configuration MWCT101xS Series Reference Manual Rev 3 07 2019 634 NXP Semiconductors...
Page 818: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 818 NXP Semiconductors...
Page 960: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 960 NXP Semiconductors...
Page 992: ...ADC calibration scheme MWCT101xS Series Reference Manual Rev 3 07 2019 992 NXP Semiconductors...
Page 1348: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1348 NXP Semiconductors...
Page 1366: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1366 NXP Semiconductors...
Page 1514: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1514 NXP Semiconductors...
Page 1726: ...Debug and security MWCT101xS Series Reference Manual Rev 3 07 2019 1726 NXP Semiconductors...
Page 1760: ...MWCT101xS Series Reference Manual Rev 3 07 2019 1760 NXP Semiconductors...