![NXP Semiconductors MWCT101 S Series Reference Manual Download Page 335](http://html1.mh-extra.com/html/nxp-semiconductors/mwct101-s-series/mwct101-s-series_reference-manual_1722210335.webp)
16.4.5.20.3 Fields
Field
Function
15-0
SOFF
Source address signed offset
Sign-extended offset applied to the current source address to form the next-state value as each source
read is completed.
16.4.5.21 TCD Transfer Attributes (TCD0_ATTR - TCD15_ATTR)
16.4.5.21.1 Offset
For n = 0 to 15:
Register
Offset
TCDn_ATTR
1006h + (n × 20h)
16.4.5.21.2 Diagram
Bits
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
Reset
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
u
16.4.5.21.3 Fields
Field
Function
15-11
SMOD
Source Address Modulo
00000b - Source address modulo feature is disabled
00001-11111b - This value defines a specific address range specified to be the value after SADDR
+ SOFF calculation is performed on the original register value. Setting this field provides the ability
to implement a circular data queue easily. For data queues requiring power-of-2 size bytes, the
queue should start at a 0-modulo-size address and the SMOD field should be set to the appropriate
value for the queue, freezing the desired number of upper address bits. The value programmed into
this field specifies the number of lower address bits allowed to change. For a circular queue
application, the SOFF is typically set to the transfer size to implement post-increment addressing
with the SMOD function constraining the addresses to a 0-modulo-size range.
10-8
SSIZE
Source data transfer size
NOTE: Using a Reserved value causes a configuration error.
Table continues on the next page...
Chapter 16 Enhanced Direct Memory Access (eDMA)
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
NXP Semiconductors
335
Summary of Contents for MWCT101 S Series
Page 2: ...MWCT101xS Series Reference Manual Rev 3 07 2019 2 NXP Semiconductors...
Page 42: ...MWCT101xS Series Reference Manual Rev 3 07 2019 42 NXP Semiconductors...
Page 50: ...Conventions MWCT101xS Series Reference Manual Rev 3 07 2019 50 NXP Semiconductors...
Page 70: ...Aliased bit band regions MWCT101xS Series Reference Manual Rev 3 07 2019 70 NXP Semiconductors...
Page 78: ...Pinout diagrams MWCT101xS Series Reference Manual Rev 3 07 2019 78 NXP Semiconductors...
Page 96: ...WCT101xS safety concept MWCT101xS Series Reference Manual Rev 3 07 2019 96 NXP Semiconductors...
Page 130: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 130 NXP Semiconductors...
Page 284: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 284 NXP Semiconductors...
Page 430: ...Functional Description MWCT101xS Series Reference Manual Rev 3 07 2019 430 NXP Semiconductors...
Page 472: ...Application Information MWCT101xS Series Reference Manual Rev 3 07 2019 472 NXP Semiconductors...
Page 528: ...Module clocks MWCT101xS Series Reference Manual Rev 3 07 2019 528 NXP Semiconductors...
Page 634: ...SRAM configuration MWCT101xS Series Reference Manual Rev 3 07 2019 634 NXP Semiconductors...
Page 818: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 818 NXP Semiconductors...
Page 960: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 960 NXP Semiconductors...
Page 992: ...ADC calibration scheme MWCT101xS Series Reference Manual Rev 3 07 2019 992 NXP Semiconductors...
Page 1348: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1348 NXP Semiconductors...
Page 1366: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1366 NXP Semiconductors...
Page 1514: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1514 NXP Semiconductors...
Page 1726: ...Debug and security MWCT101xS Series Reference Manual Rev 3 07 2019 1726 NXP Semiconductors...
Page 1760: ...MWCT101xS Series Reference Manual Rev 3 07 2019 1760 NXP Semiconductors...