
Memory Map
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
A-17
0x0018
PIFR0—Protocol interrupt flag register 0
R/W
0x0000
0x001A
PIFR1—Protocol interrupt flag register 1
R/W
0x0000
0x001C
PIER0—Protocol interrupt enable register 0
R/W
0x0000
0x001E
PIER1—Protocol interrupt enable register 1
R/W
0x0000
0x0020
CHIERFR—CHI error flag register
R/W
0x0000
0x0022
MBIVEC—Message buffer interrupt vector register
R
0x0000
0x0024
CASERCR—Channel A status error counter register
R
0x0000
0x0026
CBSERCR—Channel B status error counter register
R
0x0000
0x0028
PSR0—Protocol status register 0
R
0x0000
0x002A
PSR1—Protocol status register 1
R
0x0000
0x002C
PSR2—Protocol status register 2
R
0x0000
0x002E
PSR3—Protocol status register 3
R/W
0x0000
0x0030
MTCTR—Macrotick counter register
R
0x0000
0x0032
CYCTR—Cycle counter register
R
0x0000
0x0034
SLTCTAR—Slot counter channel A register
R
0x0000
0x0036
SLTCTBR—Slot counter channel B register
R
0x0000
0x0038
RTCORVR—Rate correction value register
R
0x0000
0x003A
OFCORVR—Offset correction value register
R
0x0000
0x003C
CIFRR—Combined interrupt flag register
R
0x0000
0x003E
SYMATOR—System memory access time-out register
R/W
0x0004
0x0040
SFCNTR—Sync frame counter register
R
0x0000
0x0042
SFTOR—Sync frame table offset register
R/W
0x0000
0x0044
SFTCCSR—Sync frame table configuration, control, status
register
R/W
0x0000
0x0046
SFIDRFR—Sync frame ID rejection filter register
R/W
0x0000
0x0048
SFIDAFVR—Sync frame ID acceptance filter value register
R/W
0x0000
0x004A
SFIDAFMR—Sync frame ID acceptance filter mask register
R/W
0x0000
0x004C
NMVR0—Network management vector register 0
R
0x0000
0x004E
NMVR1—Network management vector register 1
R
0x0000
0x0050
NMVR2—Network management vector register 2
R
0x0000
0x0052
NMVR3—Network management vector register 3
R
0x0000
0x0054
NMVR4—Network management vector register 4
R
0x0000
Table A-4. PXN20 Detailed Register Map (continued)
Address Offset
from Module Base
Register
Access
1
Reset Value
2
Section/Page
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...