
Clocks, Reset, and Power (CRP)
PXN20 Microcontroller Reference Manual, Rev. 1
6-4
Freescale Semiconductor
6.1.3
Modes of Operation
There are two functional modes of operation for the CRP: normal operation and sleep mode.
In normal operation, all CRP registers can be read or written. The input isolation, low-power FSM, and
wake-up logic are disabled. The voltage regulator, LVI, and power switch outputs are in the enabled state.
The RTC/API and associated interrupts are optionally enabled.
In sleep mode, the bus interface is disabled and the input isolation is enabled. The RTC/API is enabled if
enabled prior to entry into sleep. See
Section 6.4.2, RTC Functional Description,
for further details.
6.2
Memory Map and Registers
This section provides a detailed description of all CRP registers.
6.2.1
Module Memory Map
The CRP memory map is shown in
. The address of each register is given as an offset to the CRP
base address. Registers are listed in address order, identified by complete name and mnemonic, and lists
the type of accesses allowed.
Table 6-1. CRP Memory Map
Offset from
CRP_BASE
(0xFFFE_C000)
Register
Access
Reset Value
Section/Page
0x0000
CRP_CLKSRC—Clock source register
R/W
0x0001_1F3F
0x0004–0x000F
Reserved
0x0010
CRP_RTCC—RTC control register
R/W
0x0000_0000
0x0014
CRP_RTSC—RTC status register
R
0x0000_0000
0x0018
CRP_RTCCNT—RTC counter register
R
0x0000_0000
0x001C–0x003F
Reserved
0x0040
CRP_PWKENH—Pin wakeup enable high register
R/W
0x0000_0000
0x0044
CRP_PWKENL—Pin wakeup enable low register
R/W
0x0000_0000
0x0048
CRP_PWKSRCIE—Pin wakeup source interrupt enable
register
R/W
0x0000_0000
0x004C
CRP_PWKSRCF—Pin wakeup source flag register
R
0x0000_0000
0x0050
CRP_Z6VEC—Z6 reset vector register
R/W
0xFFFF_0001
0x0054
CRP_Z0VEC—Z0 reset vector register
R/W
0xFFFF_FFFE
0x0058
CRP_RECPTR—Recovery pointer register
R/W
0xFFFF_FFFC
0x005C–0x005F
Reserved
0x0060
CRP_PSCR—Power status and control register
R/W
0x0000_0000
0x0064–0x006F
Reserved
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...