
Controller Area Network (FlexCAN)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
29-5
The offset address ranges 0x0060–0x047F and 0x0880–0x097F are occupied by two separate embedded
memories. These two ranges are completely occupied by RAM (1 KB and 256 bytes, respectively) when
FlexCAN is configured with 64 MBs. Furthermore, if the BCC bit in CAN
x
_MCR is negated, then the
whole Rx individual mask registers address range (0x0880–0x097F) is considered reserved space.
Table 29-1. FlexCAN Memory Map
Offset from
FlexCAN_BASE
(FlexCAN_A: 0xFFFC_0000
FlexCAN_B: 0xFFFC_4000
FlexCAN_C: 0xFFFC_8000
FlexCAN_D: 0xFFFC_C000
FlexCAN_E: 0xFFFD_0000
FlexCAN_F: 0xFFFD_4000)
Register
Access
Reset Value
Section/Page
0x0000
CANx_MCR—Module Configuration
R/W
0x9890_000F
0x0004
CANx_CTRL—Control Register
R/W
0x0000_0000
0x0008
CANx_TIMER—Free-Running Timer
R/W
0x0000_0000
0x000C
Reserved
0x0010
CANx_RXGMASK—Rx Global Mask
R/W
0xFFFF_FFFF
0x0014
CANx_RX14MASK—Rx Buffer 14 Mask
R/W
0xFFFF_FFFF
0x0018
CANx_RX15MASK—Rx Buffer 15 Mask
R/W
0xFFFF_FFFF
0x001C
CANx_ECR—Error Counter Register
R/W
0x0000_0000
0x0020
CANx_ESR—Error and Status Register
R/W
0x0000_0000
0x0024
CANx_IMASK2—Interrupt Masks 2
R/W
0x0000_0000
0x0028
CANx_IMASK1—Interrupt Masks 1
R/W
0x0000_0000
0x002C
CANx_IFLAG2—Interrupt Flags 2
R/W
0x0000_0000
0x0030
CANx_IFLAG1—Interrupt Flags 1
R/W
0x0000_0000
0x0034–0x007F
Reserved
0x0080–0x017F
MB0–MB15—Message Buffers
R/W
—
1
1
Please refer to the register definition.
0x0180–0x027F
MB16–MB31—Message Buffers
R/W
—
1
0x0280–0x047F
MB32–MB63—Message Buffers
R/W
—
1
0x0480–0x087F
Reserved
0x0880–0x08BF
CANx_RXIMR0–CANx_RXIMR15—Rx Individual
Mask Registers
R/W
0x0000_0000
0x08C0–0x08FF
CANx_RXIMR16–CANx_RXIMR31—Rx Individual
Mask Registers
R/W
0x0000_0000
0x0900–0x097F
CANx_RXIMR32–CANx_RXIMR63—Rx Individual
Mask Registers
R/W
0x0000_0000
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...