
Nexus Development Interface (NDI)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
36-15
results in synchronous loading of the BYPASS instruction. Asynchronous entry into the test-logic-reset
state results in asynchronous loading of the BYPASS instruction. During the Capture-IR TAP controller
state, the instruction register is loaded with the value of the previously executed instruction, making this
value the register’s read value when the TAP controller is sequenced into the Shift-IR state.
36.5.4.3
Nexus Device ID Register (DID)
The NPC device identification register, shown in
, allows the part revision number, design
center, part identification number, and manufacturer identity code of the device to be determined through
the auxiliary output port, and serially through TDO. See
Section 36.5.5.2.3, NPC IEEE 1149.1-2001
This register is read-only.
3
2
1
0
R
Previous Instruction Opcode
W
Instruction Opcode
Reset:
BYPASS Instruction Opcode (0xF)
Figure 36-5. 4-Bit Instruction Register
Reg Index: 0x00
Access: User read only
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
R
PRN
DC
PIN
W
Reset
1
1
Part Revision Number default value is 0x0 for the device’s initial mask set and changes for each mask set revision.
*
*
*
*
1
0
0
0
0
0
1
0
0
1
1
0
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
PIN (continued)
MIC
1
W
Reset
1
0
0
0
0
0
0
0
0
0
0
1
1
1
0
1
Figure 36-6. Nexus Device ID Register (DID)
Table 36-8. DID Field Descriptions
Field
Description
PRN
Part Revision Number. Contains the revision number of the part. This field changes with each revision of the device
or module.
DC
Design Center. Indicates the Freescale design center. This value is 0x20.
PIN
Part Identification Number. Contains the part number of the device.
MIC
Manufacturer Identity Code. Contains the reduced Joint Electron Device Engineering Council (JEDEC) ID for
Freescale, 0x00E.
bit 0
Fixed Per JTAG 1149.1. Always set to 1.
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...