
FlexRay Communication Controller (FlexRAY)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
26-63
26.5.2.64 Receive FIFO Range Filter Control Register (RFRFCTR)
This register is used to enable and disable each frame ID range filter and to define whether it is running as
acceptance or rejection filter.
Table 26-73. RFRFCFR Field Descriptions
Field
Description
WMD
Write Mode — This control bit defines the write mode of this register.
0 Write to all fields in this register on write access.
1 Write to SEL and IBD field only on write access.
IBD
Interval Boundary — This control bit selects the interval boundary to be programmed with the SID value.
0 program lower interval boundary.
1 program upper interval boundary.
SEL
Filter Selector — This control field selects the frame ID range filter to be accessed.
00 Select frame ID range filter 0.
01 Select frame ID range filter 1.
10 Select frame ID range filter 2.
11 Select frame ID range filter 3.
SID
A
SID
B
Slot ID — Defines the IBD-selected frame ID boundary value for the SEL-selected range filter.
Base + 0x009A
Write: Anytime
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
F3MD F2MD F1MD F0MD
0
0
0
0
F3EN F2EN F1EN F0EN
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 26-65. Receive FIFO Range Filter Control Register (RFRFCTR)
Table 26-74. RFRFCTR Field Descriptions
Field
Description
F3MD
Range Filter 3 Mode — This control bit defines the filter mode of the frame ID range filter 3.
0 Range filter 3 runs as acceptance filter.
1 Range filter 3 runs as rejection filter.
F2MD
Range Filter 2 Mode — This control bit defines the filter mode of the frame ID range filter 2.
0 Range filter 2 runs as acceptance filter.
1 Range filter 2 runs as rejection filter.
F1MD
Range Filter 1 Mode — This control bit defines the filter mode of the frame ID range filter 1.
0 Range filter 1 runs as acceptance filter.
1 Range filter 1 runs as rejection filter.
F0MD
Range Filter 0 Mode — This control bit defines the filter mode of the frame ID range filter 0.
0 Range filter 0 runs as acceptance filter.
1 Range filter 0 runs as rejection filter.
F3EN
Range Filter 3 Enable — This control bit is used to enable and disable the frame ID range filter 3.
0 Range filter 3 disabled.
1 Range filter 3 enabled.
F2EN
Range Filter 2 Enable — This control bit is used to enable and disable the frame ID range filter 2.
0 Range filter 2 disabled.
1 Range filter 2 enabled.
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...