
Analog-to-Digital Converter (ADC)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
34-3
34.3
Memory Map and Register Definition
This section provides memory maps and detailed descriptions of all registers. Data written to or read from
reserved areas of the memory map is undefined.
34.3.1
ADC Memory Map
This section provides the memory map for the ADC.
Table 34-1. ADC Memory Map
Offset from
ADC_BASE
(ADC_A=
0xFFF8_0000)
Register
Access
Reset Value
Section/Page
Size
0x0000
MCR — Main Configuration Register
R/W
1
0x0000_0001
32
0x0004
MSR — Main Status Register
RO
0x0000_0001
32
0x0008–0x000C
Reserved
0x0010
ISR — Interrupt Status Register
R/W
1
0x0000_0000
32
0x0014
CEOCFR0 — Channel Pending Register 0
R/W
1
0x0000_0000
32
0x0018
CEOCFR1 — Channel Pending Register 1
R/W
1
0x0000_0000
32
0x001C
CEOCFR2 — Channel Pending Register 2
R/W
1
0x0000_0000
32
0x0020
IMR — Interrupt Mask Register
R/W
1
0x0000_0000
32
0x0024
CIMR0 — Channel Interrupt Mask Register 0
R/W
1
0x0000_0000
32
0x0028
CIMR1 — Channel Interrupt Mask Register 1
R/W
1
0x0000_0000
32
0x002C
CIMR2 — Channel Interrupt Mask Register 2
R/W
1
0x0000_0000
32
0x0030
WTISR — Watchdog Interrupt Threshold Register
R/W
1
0x0000_0000
32
0x0034
WTIMR — Watchdog Interrupt Threshold Mask Register
R/W
1
0x0000_0000
32
0x0038–0x003C
Reserved
0x0040
DMAE — DMA Enable Register
R/W
1
0x0000_0000
32
0x0044
DMAR0 — DMA Channel Select Register 0
R/W
1
0x0000_0000
32
0x0048
DMAR1 — DMA Channel Select Register 1
R/W
1
0x0000_0000
32
0x004C
DMAR2 — DMA Channel Select Register 2
R/W
1
0x0000_0000
32
0x0050
TRC0 — Threshold Control Register 0
R/W
1
0x0000_0000
32
0x0054h
TRC1 — Threshold Control Register 1
R/W
1
0x0000_0000
32
0x0058
TRC2 — Threshold Control Register 2
R/W
1
0x0000_0000
32
0x005C
TRC3 — Threshold Control Register 3
R/W
1
0x0000_0000
32
0x0060
THRHLR0 — Threshold Register 0
R/W
1
0x0FFF_0000
32
0x0064
THRHLR1 — Threshold Register 1
R/W
1
0x0FFF_0000
32
0x0068
THRHLR2 — Threshold Register 2
R/W
1
0x0FFF_0000
32
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...