Deserial – Serial Peripheral Interface (DSPI)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
30-13
PBR
Baud Rate Prescaler. The PBR field selects the prescaler value for the baud rate. This field is only used in master
mode. The baud rate is the frequency of the serial communications clock (SCK). The system clock is divided by
the prescaler value before the baud rate selection takes place. The baud rate prescaler values are listed in the
table below. See the BR[0:3] field description for details on how to compute the baud rate.
CSSCK
PCS to SCK Delay Scaler. The CSSCK field selects the scaler value for the PCS to SCK delay. This field is only
used in master mode. The PCS to SCK delay is the delay between the assertion of PCS and the first edge of the
SCK.
list the scaler values.The PCS to SCK delay is a multiple of the system clock period and it is
computed according to the following equation:
Eqn. 30-1
See
Section 30.4.7.2, PCS to SCK Delay (tCSC),
for more details.
ASC
After SCK Delay Scaler. The ASC field selects the scaler value for the after SCK delay. This field is only used in
master mode. The after SCK delay is the delay between the last edge of SCK and the negation of PCS.
list the scaler values.The after SCK delay is a multiple of the system clock period, and it is computed
according to the following equation:
Eqn. 30-2
See
Section 30.4.7.3, After SCK Delay (tASC),
for more details.
DT
Delay after Transfer Scaler. The DT field selects the delay after transfer scaler. This field is only used in master
mode. The delay after transfer is the time between the negation of the PCS signal at the end of a frame and the
assertion of PCS at the beginning of the next frame.
lists the scaler values. In the continuous serial
communications clock operation the DT value is fixed to one TSCK, except when the TSBC bit from DSPI_DSICR
register is enabling the TSB configuration. See detailed information on
Section 30.4.10, Timed Serial Bus (TSB).
The delay after transfer is a multiple of the system clock period and it is computed according to the following
equation:
Eqn. 30-3
See
Section 30.4.7.4, Delay after Transfer (tDT),
for more details.
BR
Baud Rate Scaler. The BR field selects the scaler value for the baud rate. This field is only used in master mode.
The pre-scaled system clock is divided by the baud rate scaler to generate the frequency of the SCK.
lists the baud rate scaler values.The baud rate is computed according to the following equation:
Eqn. 30-4
See
Section 30.4.7.1, Baud Rate Generator,
for more details.
Table 30-5. DSPI_CTARn Field Description (continued)
Field
Description
PBR
Baud Rate Prescaler Value
00
2
01
3
10
5
11
7
t
CSC
1
f
SYS
--------------
PCSSCK
CSSCK
=
t
ASC
1
f
SYS
--------------
PASC
ASC
=
t
DT
1
f
SYS
--------------
PDT
DT
=
SCK baud rate
f
SYS
PBR
--------------
1
DBR
+
BR
-----------------------
=
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...