
FlexRay Communication Controller (FlexRAY)
PXN20 Microcontroller Reference Manual, Rev. 1
26-154
Freescale Semiconductor
The controller uses a sequential search algorithm to determine the individual message buffer assigned or
subscribed to the next slot. This search must be finished within one FlexRay slot. The shortest FlexRay
slot is an empty dynamic slot. An empty dynamic slot is a minislot and consists of
gdMinislot
macroticks
with a nominal duration of
gdMacrotick
. The minimum duration of a corrected macrotick is
gdMacrotick
min
= 39 µ
T. This results in a minimum slot length of
Eqn. 26-30
The search engine is located in the CHI and runs on the CHI clock. It evaluates one individual message
buffer per CHI clock cycle. For internal status update and double buffer commit operations, and as a result
of the clock domain crossing jitter, an additional amount of 10 CHI clock cycles is required to ensure
correct operation. For a given number of message buffers and for a given CHI clock frequency f
chi
, this
results in a search duration of
Eqn. 26-31
The message buffer search must be finished within one slot which requires that
must be
fulfilled
Eqn. 26-32
This results in the formula given in
which determines the required minimum CHI
frequency for a given number of message buffers that are utilized.
Eqn. 26-33
The minimum CHI frequency for a selected set of relevant protocol parameters is given in
26.7.4
Protocol Control Command Execution
This section considers the issues of the protocol control command execution.
The application issues any of the protocol control commands listed in the POCCMD field of
by writing the command to the POCCMD field of the
Protocol Operation Control Register (POCR)
result the controller sets the BSY bit while the command is transferred to the PE. When the PE has
accepted the command, the BSY flag is cleared. All commands are accepted by the PE.
The PE maintains a protocol command vector. For each command that was accepted by the PE, the PE sets
the corresponding command bit in the protocol command vector. If a command is issued while the
corresponding command bit is set, the command is not queued and is lost.
Table 26-118. Minimum f
chi
[MHz] examples (128 message buffers)
pdMicrotick
[ns]
gdMinislot
2
3
4
5
6
7
25.0
70.77
47.18
35.39
28.31
23.59
20.22
50.0
35.39
23.59
17.70
14.16
11.80
10.11
slotmin
39
pdMicrotick gdMinislot
=
search
1
f
chi
--------
# MessageBuffers
10
+
=
search
slotmin
f
chi
# MessageBuffers
10
+
39
pdMicrotick gdMinislot
----------------------------------------------------------------------
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...