Error Correction Status Module (ECSM)
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
19-7
If both a flash and RAM non-correctable error occur at the same time, the ECSM records the event with
the PR1BC as highest priority, then PF1BC, then, PRNCE, and finally PFNCE. If both a 512 KB and an
80 KB RAM non-correctable error occur at the same time, the ECSM records the event with the 512 KB
array.
19.2.2.4
ECC Error Generation Register (EEGR)
The ECC error generation register is a 16-bit control register used to force the generation of single- and
double-bit data inversions in the platform memories with ECC, most notably the platform RAM. This
capability is provided for two purposes:
•
It provides a software-controlled mechanism for injecting errors into the platform memories during
data writes to verify the integrity of the ECC logic.
•
It provides a mechanism to allow testing of the software service routines associated with memory
error logging.
The intent is to generate errors during data write cycles, such that subsequent reads of the corrupted
address locations generate ECC events, either single-bit corrections or double-bit noncorrectable errors
that are terminated with an error response.
for the ECC error generation register definition.
PRNCE
Platform RAM Non-Correctable Error. The occurrence of a properly enabled non-correctable RAM error generates
an ECSM ECC interrupt request. The faulting address, attributes, and data in either the 512K or 80K array are also
captured in the PREAR, PRESR, PREMR, PREAT, and PREDR registers. To clear this interrupt flag, write a 1 to
this bit. Writing a 0 has no effect.
0 No reportable non-correctable platform RAM error has been detected.
1 A reportable non-correctable platform RAM error has been detected.
PFNCE
Platform Flash Non-Correctable Error. The occurrence of a properly enabled non-correctable flash error generates
an ECSM ECC interrupt request. The faulting address, attributes and data are also captured in the PFEAR,
PFEMR, PFEAT, and PFEDR registers. To clear this interrupt flag, write a 1 to this bit. Writing a 0 has no effect.
0 No reportable non-correctable platform flash error has been detected.
1 A reportable non-correctable platform flash error has been detected.
Offset: ECSM_BAS 0x004A
Access: User read/write
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
FRC1BI FR11BI
0
0
FRCNCI FR1NCI
PREI
_SEL
ERRBIT
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 19-4. ECC Error Generation (EEGR) Register
Table 19-5. ESR Field Descriptions (continued)
Field
Description
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...