
Memory Map
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
A-25
0x01E8
MBCCSR29–Message buffer configuration, control, status
register 29
R/W
0x0000
0x01EA
MBCCFR29–Message buffer cycle counter filter register 29
R/W
—
0x01EC
MBFIDR29–Message buffer frame ID register 29
R/W
0x0UUU
0x01EE
MBIDXR29–Message buffer index register 29
R/W
0x00UU
0x01F0
MBCCSR30–Message buffer configuration, control, status
register 30
R/W
0x0000
0x01F2
MBCCFR30–Message buffer cycle counter filter register 30
R/W
—
0x01F4
MBFIDR30–Message buffer frame ID register 30
R/W
0x0UUU
0x01F6
MBIDXR30–Message buffer index register 30
R/W
0x00UU
0x01F8
MBCCSR31–Message buffer configuration, control, status
register 31
R/W
0x0000
0x01FA
MBCCFR31–Message buffer cycle counter filter register 31
R/W
—
0x01FC
MBFIDR31–Message buffer frame ID register 31
R/W
0x0UUU
0x01FE
MBIDXR31–Message buffer index register 31
R/W
0x00UU
0x0200
MBCCSR32–Message buffer configuration, control, status
register 32
R/W
0x0000
0x0202
MBCCFR32–Message buffer cycle counter filter register 32
R/W
—
0x0204
MBFIDR32–Message buffer frame ID register 32
R/W
0x0UUU
0x0206
MBIDXR32–Message buffer index register 32
R/W
0x00UU
0x0208
MBCCSR33–Message buffer configuration, control, status
register 33
R/W
0x0000
0x020A
MBCCFR33–Message buffer cycle counter filter register33
R/W
—
0x020C
MBFIDR33–Message buffer frame ID register 33
R/W
0x0UUU
0x020E
MBIDXR33–Message buffer index register 33
R/W
0x00UU
0x0210
MBCCSR34–Message buffer configuration, control, status
register 34
R/W
0x0000
0x0212
MBCCFR34–Message buffer cycle counter filter register 34
R/W
—
0x0214
MBFIDR34–Message buffer frame ID register 34
R/W
0x0UUU
0x0216
MBIDXR34–Message buffer index register 34
R/W
0x00UU
0x0218
MBCCSR35–Message buffer configuration, control, status
register 35
R/W
0x0000
0x021A
MBCCFR35–Message buffer cycle counter filter register 35
R/W
—
0x021C
MBFIDR35–Message buffer frame ID register 35
R/W
0x0UUU
0x021E
MBIDXR35–Message buffer index register 35
R/W
0x00UU
Table A-4. PXN20 Detailed Register Map (continued)
Address Offset
from Module Base
Register
Access
1
Reset Value
2
Section/Page
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...