
Memory Map
PXN20 Microcontroller Reference Manual, Rev. 1
A-18
Freescale Semiconductor
0x0056
NMVR5—Network management vector register 5
R
0x0000
0x0058
NMVLR—Network management vector length register
R/W
0x0000
0x005A
TICCR—Timer configuration and control register
R/W
0x0000
0x005C
TI1CYSR—Timer 1 cycle set register
R/W
0x0000
0x005E
TI1MTOR—Timer 1 macrotick offset register
R/W
0x0000
0x0060
TI2CR0—Timer 2 configuration register 0
R/W
0x0000
0x0062
TI2CR1—Timer 2 configuration register 1
R/W
0x0000
0x0064
SSSR—Slot status selection register
R/W
0x0000
0x0066
SSCCR—Slot status counter condition register
R/W
0x0000
0x0068
SSR0—Slot status register 0
R
0x0000
0x006A
SSR1—Slot status register 1
R
0x0000
0x006C
SSR2—Slot status register 2
R
0x0000
0x006E
SSR3—Slot status register 3
R
0x0000
0x0070
SSR4—Slot status register 4
R
0x0000
0x0072
SSR5—Slot status register 5
R
0x0000
0x0074
SSR6—Slot status register 6
R
0x0000
0x0076
SSR7—Slot status register 7
R
0x0000
0x0078
SSCR0—Slot status counter register 0
R
0x0000
0x007A
SSCR1—Slot status counter register 1
R
0x0000
0x007C
SSCR2—Slot status counter register 2
R
0x0000
0x007E
SSCR3—Slot status counter register 3
R
0x0000
0x0080
MTSACFR—MTS A configuration register
R/W
0x0000
0x0082
MTSBCFR—MTS B configuration register
R/W
0x0000
0x0084
RSBIR—Receive shadow buffer index register
R/W
0x0000
0x0086
RFWMSR—Receive FIFO watermark and selection register
R/W
0x0000
0x0088
RFSIR—Receive FIFO start index register
R/W
0x0000
0x008A
RFDSR—Receive FIFO depth and size register
R/W
0x0000
0x008C
RFARIR—Receive FIFO A read index register
R
0x0000
0x008E
RFBRIR—Receive FIFO B read index register
R
0x0000
0x0090
RFMIDAFVR—Receive FIFO message ID acceptance filter
value register
R/W
0x0000
0x0092
RFMIAFMR—Receive FIFO message ID acceptance filter
mask register
R/W
0x0000
Table A-4. PXN20 Detailed Register Map (continued)
Address Offset
from Module Base
Register
Access
1
Reset Value
2
Section/Page
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...