
PXN20 Microcontroller Reference Manual, Rev. 1
Freescale Semiconductor
19-1
Chapter 19
Error Correction Status Module (ECSM)
19.1
Introduction
The error correction status module (ECSM) provides a set of registers that configure and report ECC errors
for the device including accesses to RAM and flash memory. The application may configure the device for
the types of memory errors to be reported, and then query a set of read-only status and information registers
to identify any errors that have been signaled.
There are two types of ECC errors: correctable and non-correctable. A correctable ECC error is generated
when only one bit is wrong in a 64-bit doubleword. In this case, it is corrected automatically by hardware
and no flags or other indication is set that the error occurred. A non-correctable ECC error is generated
when two or more bits in a 64-bit doubleword are incorrect. Non-correctable ECC errors cause an
interrupt, and if enabled, additional error details are available in the ECSM.
Error correction is implemented on 64 bits of data at a time, using eight bits for ECC for every 64-bit
doubleword. ECC is checked on reads and calculated on writes per the following:
1. 64 bits containing the desired byte / halfword / word or doubleword in memory is read and ECC
checked.
2. If the access is a write, then
— The new byte / halfword / word / doubleword is merged into the 64 bits.
— New ECC bits are calculated.
— The 64 bits and the new ECC bits are written back.
NOTE
To use ECC with SRAM, the SRAM memory must be written to before ECC
is enabled.
19.1.1
Features
The ECSM has this major feature:
•
Registers for capturing information on platform memory errors if error-correcting codes (ECC) are
implemented.
19.2
Memory Map and Registers
This section provides a detailed description of all ECSM registers.
Summary of Contents for PXN2020
Page 1: ...PXN20 Microcontroller Reference Manual Devices Supported PXN2020 PXN2120 PXN20RM Rev 1 06 2011...
Page 42: ...PXN20 Microcontroller Reference Manual Rev 1 lxiv Freescale Semiconductor...
Page 64: ...Introduction PXN20 Microcontroller Reference Manual Rev 1 1 22 Freescale Semiconductor...
Page 112: ...Signal Description PXN20 Microcontroller Reference Manual Rev 1 3 44 Freescale Semiconductor...
Page 118: ...Resets PXN20 Microcontroller Reference Manual Rev 1 4 6 Freescale Semiconductor...
Page 372: ...e200z6 Core Z6 PXN20 Microcontroller Reference Manual Rev 1 13 8 Freescale Semiconductor...
Page 412: ...e200z0 Core Z0 PXN20 Microcontroller Reference Manual Rev 1 14 14 Freescale Semiconductor...
Page 821: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 Freescale Semiconductor 27 49...
Page 822: ...Media Local Bus MLB PXN20 Microcontroller Reference Manual Rev 1 27 50 Freescale Semiconductor...
Page 1376: ...Memory Map PXN20 Microcontroller Reference Manual Rev 1 A 118 Freescale Semiconductor...